Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design

Masuda, Yutaka; Nagayama, Jun; Cheng, TaiYu; Ishihara, Tohru; Momiyama, Yoichi; Hashimoto, Masanori

doi:https://doi.org/10.23919/DATE51398.2021.9473946

(Translated by https://www.hiragana.jp/)
名古屋大学学術機関リポジトリ

WEKO3

lat lon distance

[[sub_check.contents]]

[[sub_radio.contents]]

Field does not validate

[[sub_attr.contents]]　

インデックスツリー

アイテム

Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design

http://hdl.handle.net/2237/0002002735

名前なまえ / ファイル	ライセンス	アクション
DATE_Masuda_submit.pdf (344 KB)

Item type

itemtype_ver1(1)

公開こうかい日び

2022-05-13

タイトル

Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design

言語げんご

著者ちょしゃ

Masuda, Yutaka
Nagayama, Jun
Cheng, TaiYu
Ishihara, Tohru
Momiyama, Yoichi
Hashimoto, Masanori

アクセス権けん

open access

アクセス権けんURI

http://purl.org/coar/access_right/c_abf2

権利けんり

言語げんご

権利けんり情報じょうほう

“© 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”

内容ないよう記述きじゅつ

内容ないよう記述きじゅつタイプ

Abstract

内容ないよう記述きじゅつ

This work proposes a design methodology that saves the power under voltage over-scaling (VOS) operation. The key idea of the proposed design methodology is to combine critical path isolation (CPI) and bit-width scaling (BWS) under the constraint of computational quality, e.g., Peak Signal-to-Noise Ratio (PSNR). Conventional CPI inherently cannot reduce the delay of intrinsic critical paths (CPs), which may significantly restrict the power saving effect. On the other hand, the proposed methodology tries to reduce both intrinsic and non-intrinsic CPs. Therefore, our design dramatically reduces the supply voltage and power dissipation while satisfying the quality constraint. Moreover, for reducing co-design exploration space, the proposed methodology utilizes the exclusiveness of the paths targeted by CPI and BWS, where CPI aims at reducing the minimum supply voltage of non-intrinsic CP, and BWS focuses on intrinsic CPs in arithmetic units. From this key exclusiveness, the proposed design splits the simultaneous optimization problem into three sub-problems; (1) the determination of bit-width reduction, (2) the timing optimization for non-intrinsic CPs, and (3) investigating the minimum supply voltage of the BWS and CPI-applied circuit under quality constraint, for reducing power dissipation. Thanks to the problem splitting, the proposed methodology can efficiently find quality-constrained minimum-power design. Evaluation results show that CPI and BWS are highly compatible, and they significantly enhance the efficacy of VOS. In a case study of GPGPU processor, the proposed design saves the power dissipation by 42.7% for an image processing and by 51.2% for a neural network inference workload.

言語げんご

内容ないよう記述きじゅつ

内容ないよう記述きじゅつタイプ

Other

内容ないよう記述きじゅつ

DATE 21. 1-5 Feb. 2021. Grenoble, France (Virtual)

言語げんご

出版しゅっぱん者しゃ

IEEE

言語げんご

eng

資源しげんタイプ

資源しげんタイプ識別子しきべつし

http://purl.org/coar/resource_type/c_5794

資源しげんタイプ

conference paper

出版しゅっぱんタイプ

出版しゅっぱんタイプResource

http://purl.org/coar/version/c_ab4af688f83e57aa

Versions

Ver.1

2022-05-13 06:38:51.261670

Show All versions

Cite as

エクスポート

OAI-PMH

JPCOAR 2.0
JPCOAR 1.0
DublinCore
DDI

Other Formats

JSON
BIBTEX

インデックスリンク

インデックスツリー

アイテム

Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design

× Masuda, Yutaka

× Nagayama, Jun

× Cheng, TaiYu

× Ishihara, Tohru

× Momiyama, Yoichi

× Hashimoto, Masanori

Versions

Share

Cite as

エクスポート