IEEE P802.3bt™/D1.5

Draft Standard for Ethernet Amendment: Physical Layer and Management Parameters for DTE Power via MDI over 4-Pair

Prepared by the

LAN/MAN Standards Committee of the IEEE Computer Society

This draft is an amendment of IEEE Std 802.3-201x. This amendment increases the maximum PD power available by utilizing all four pairs in the structured wiring plant. Draft D1.5 is prepared for Task Force Review. This draft expires 6 months after the date of publication or when the next version is published, whichever comes first.

Copyright © 201x by The Institute of Electrical and Electronics Engineers, Inc. Three Park Avenue New York, New York 10016-5997, USA

All rights reserved.

This document is an unapproved draft of a proposed IEEE Standard. As such, this document is subject to change. USE AT YOUR OWN RISK! IEEE copyright statements SHALL NOT BE REMOVED from draft or approved IEEE standards, or modified in any way. Because this is an unapproved draft, this document must not be utilized for any conformance/compliance purposes. Permission is hereby granted for officers from each IEEE Standards Working Group or Committee to reproduce the draft document developed by that Working Group for purposes of standardization consideration by ISO/IEC. IEEE Standards Department must be informed of the submission for consideration prior to any reproduction (stds.ipr@ieee.org). Prior to adoption of this document, in whole or in part, by another standards development organization, permission, IEEE Standards Department will require a copy of the standard development organization's document highlighting the use of IEEE content. Other entities seeking permission to reproduce this document, in whole or in part, by another standard development organization's document highlighting the use of IEEE content. Other entities seeking permission to reproduce this document, in whole or in part, by another standard development organization's document highlighting the use of IEEE content. Other entities seeking permission to reproduce this document, in whole or in part, by another standard development organization's document highlighting the use of IEEE content. Other entities seeking permission to reproduce this document, in whole or in part, must also obtain permission from the IEEE Standards Department.

IEEE Standards Department 445 Hoes Lane Piscataway, NJ 08854, USA

Abstract: This amendment to IEEE Std 802.3-201x increases the maximum PD power available by utilizing all four pairs in the structured wiring plant, which represents a substantial change to the capabilities of Ethernet. The power classification information exchanged during negotiation will be extended to allow meaningful power management capability. These enhancements solve the problem of higher power and more efficient power-over-Ethernet delivery systems.

Keywords: Ethernet; DTE power via MDI, power-over-Ethernet.

The Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 201x by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Published xx Month 20xx. Printed in the United States of America.

IEEE and 802 are registered trademarks in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Incorporated.

PDF: ISBN 978-0-7381-xxxx-x STDxxxxx Print: ISBN 978-0-7381-xxxx-x STDPDxxxxx

IEEE prohibits discrimination, harassment and bullying. For more information, visit http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Introduction

Editor's Note (to be removed prior to publication):

This front matter is provided for comment only. Front matter is not part of a published standard and is therefore, not part of the draft standard. You are invited to review and comment on it as it will be included in the published standard after approval.

One exception to IEEE style that is consciously used to simplify the balloting process is the numbering of the front matter. Instead of the front matter being lower case Roman numeral page numbers, with the draft restarting at 1 with arabic page numbers, balloted front matter and draft are numbered consecutively with arabic page numbers.

This introduction is not part of IEEE P802.3bt, IEEE Draft Standard for Ethernet. Amendment: Physical Layer and Management Parameters for DTE Power via MDI over 4-pair.

IEEE Std 802.3TM was first published in 1985. Since the initial publication, many projects have added functionality or provided maintenance updates to the specifications and text included in the standard. Each IEEE 802.3 project/amendment is identified with a suffix (e.g., IEEE Std 802.3baTM-2010).

The Media Access Control (MAC) protocol specified in IEEE Std 802.3 is Carrier Sense Multiple Access with Collision Detection (CSMA/CD). This MAC protocol was included in the experimental Ethernet developed at Xerox Palo Alto Research Center. While the experimental Ethernet had a 2.94 Mb/s data rate, IEEE Std 802.3-1985 specified operation at 10 Mb/s. Since 1985 new media options, new speeds of operation, and new capabilities have been added to IEEE Std 802.3.

Some of the major additions to IEEE Std 802.3 are identified in the marketplace with their project number. This is most common for projects adding higher speeds of operation or new protocols. For example, IEEE Std 802.3uTM added 100 Mb/s operation (also called Fast Ethernet), IEEE Std 802.3x specified full duplex operation and a flow control protocol, IEEE Std 802.3z added 1000 Mb/s operation (also called Gigabit Ethernet), IEEE Std 802.3ae added 10 Gb/s operation (also called 10 Gigabit Ethernet), IEEE Std 802.3ba added 40 Gb/s operation (also called Ethernet in the First Mile) and IEEE Std 802.3ba added 40 Gb/s operation (also called 40 Gigabit Ethernet) and 100 Gb/s operation (also called 100 Gigabit Ethernet). These major additions are all now included in and are superseded by IEEE Std 802.3-201x and are not maintained as separate documents.

At the date of IEEE Std 802.3bt-20XX publication, IEEE Std 802.3 is comprised of the following documents:

IEEE Std 802.3-201x

Section One—Includes Clause 1 through Clause 20 and Annex A through Annex H and Annex 4A. Section One includes the specifications for 10 Mb/s operation and the MAC, frame formats and service interfaces used for all speeds of operation.

Section Two—Includes Clause 21 through Clause 33 and Annex 22A through Annex 33E. Section Two includes management attributes for multiple protocols and speed of operation as well as specifications for providing power over twisted pair cabling for multiple operational speeds. It also includes general information on 100 Mb/s operation as well as most of the 100 Mb/s Physical Layer specifications.

Section Three—Includes Clause 34 through Clause 43 and Annex 36A through Annex 43C. Section Three includes general information on 1000 Mb/s operation as well as most of the 1000 Mb/s Physical Layer specifications.

Section Four—Includes Clause 44 through Clause 55 and Annex 44A through Annex 55B. Section Four includes general information on 10 Gb/s operation as well as most of the 10 Gb/s Physical Layer specifications.

Section Five—Includes Clause 56 through Clause 77 and Annex 57A through Annex 76A. Clause 56 through Clause 67 and Clause 75 through Clause 77, as well as associated annexes, specify subscriber access and other Physical Layers and sublayers for operation from 512 kb/s to 10 Gb/s, and defines services and protocol elements that enable the exchange of IEEE Std 802.3 format frames between stations in a subscriber access network. Clause 68 specifies a 10 Gb/s Physical Layer specification. Clause 69 through Clause 74 and associated annexes specify Ethernet operation over electrical backplanes at speeds of 1000 Mb/s and 10 Gb/s.

Section Six—Includes Clause 78 through Clause 90 and Annex 83A through Annex 86A. Clause 78 specifies Energy-Efficient Ethernet. Clause 79 specifies IEEE 802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and value (TLV) information elements. Clause 80 through Clause 89 and associated annexes includes general information on 40 Gb/s and 100 Gb/s operation as well the 40 Gb/s and 100 Gb/s Physical Layer specifications. Clause 90 specifies Ethernet support for time synchronization protocols.

IEEE Std 802.3bk[™]-2013

Amendment 1—This amendment includes changes to EPON as defined in IEEE Std 802.3-201x and adds the physical layer specifications and management parameters for EPON operation on point-tomultipoint passive optical networks supporting extended power budget classes of PX30 (29 dB for 1G-EPON), PX40 (33 dB for 1G-EPON), PRX40 (33 dB for 10/1G-EPON), and PR40 (33 dB for 10/10G-EPON).

IEEE Std 802.3bt-201x

This amendment includes enhancements that will increase the maximum power available beyond current standards by utilizing all four pairs in the structured wiring plant.

A companion document IEEE Std 802.3.1 describes Ethernet management information base (MIB) modules for use with the Simple Network Management Protocol (SNMP). IEEE Std 802.3.1 is updated to add management capability for enhancements to IEEE Std 802.3 after approval of the enhancements.

IEEE Std 802.3 will continue to evolve. New Ethernet capabilities are anticipated to be added within the next few years as amendments to this standard.

Notice to users

Laws and regulations

Users of these documents should consult all applicable laws and regulations. Compliance with the provisions of this standard does not imply compliance to any applicable regulatory requirements. implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

Updating of IEEE documents

Users of IEEE standards should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Standards Association website at http://ieeexplore.ieee.org/xpl/standards.jsp, or contact the IEEE at the address listed previously.

For more information about the IEEE Standards Association or the IEEE standards development process, visit the IEEE-SA website at <u>http://standards.ieee.org</u>.

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: <u>http://standards.ieee.org/findstds/errata/index.html.</u> Users are encouraged to check this URL for errata periodically.

Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken by the IEEE with respect to the existence or validity of any patent rights in connection therewith. If a patent holder or patent applicant has filed a statement of assurance via an Accepted Letter of Assurance, then the statement is listed on the <u>IEEE-SA website</u>. Letters of Assurance may indicate whether the Submitter is willing or unwilling to grant licenses under patent rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses.

Essential Patent Claims may exist for which a Letter of Assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

Participants

The following individuals were officers and members of the IEEE 802.3 working group at the beginning of the IEEE P802.3xx working group ballot. Individuals may have not voted, voted for approval, disapproval or abstained on this standard.

David J. Law, IEEE 802.3 Working Group Chair Adam Healey, IEEE 802.3 Working Group Vice-Chair Pete Anslow, IEEE 802.3 Working Group Secretary Steven B. Carlson, IEEE 802.3 Working Group Executive Secretary Valerie Maguire, IEEE 802.3 Working Group Treasurer

Chad Jones, IEEE P802.3bt DTE Power via MDI over 4-Pair Task Force Chair Koussalya Balasubramanian,

IEEE P802.3bt DTE Power via MDI over 4-Pair Task Force Editor-in-Chief (1st phase) Lennart Yseboodt, IEEE P802.3bt DTE Power via MDI over 4-Pair Task Force Editor-in-Chief (2nd phase) David Abramson, IEEE P802.3bt DTE Power via MDI over 4-Pair Task Force Comment Editor

This standard is dedicated to the memory of our friend and colleague Martin Patoka

The following members of the individual balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

[To be provided]

When the IEEE-SA Standards Board approved this standard on XX Month 201X, it had the following	1
EinstNome SecondNome Chain	2
FirstName SecondName, Chair	3
Firstname Secondiname, Vice Chair	4
Firstname Secondiname, Past Chair	3
Konstantinos Karachalios, Secretary	6
[to be supplied at publication]	7
	8
	9
*Member Emeritus	10
	11
	12
Also included are the following nonvoting IEEE-SA Standards Board liaisons:	13
	14
[to be supplied at publication]	15
	16
Michelle D. Turner	17
IEEE Standards Senior Program Manager. Document Development	18
	19
Lisa Perry	20
IEEE Standards Program Manager, Technical Program Development	21
	21
	22
	23
	24
	25
	20
	27
	28
	29
	30
	31
	32
	33
	34
	35
	36
	37
	38
	39
	40
	41
	42
	43
	44
	45
	46
	47
	48
	49
	50
	50
	51
	52
	55
	54

Contents

. Introduction		20
1.3 Normative refe	rences	20
1.4 Definitions		20
1.5 Abbreviations		21
. Physical Medium Dep	pendent (PMD) sublayer and baseband medium, type 100BASE-TX	23
25.4 Specific require	ments and exceptions	23
25.4.1 Change to	7.2.3.1.1, "Line state patterns"	23
25.4.2 Change to	7.2.3.3, "Loss of synchronization"	23
25.4.3 Change to	Table 8-1, "Contact assignments for twisted pair"	23
25.4.4 Deletion o	f 8.3, "Station labelling"	23
25.4.5 Change to	9.1.7, "Worst case droop of transformer"	23
25.4.5.1 Equ	ivalent system time constant	24
25.4.6 Replaceme	ent of 8.4.1, "UTP isolation requirements"	25
25.4.7 Addition to	o 10.1, "Receiver"	25
25.4.8 Change to	9.1.9, "Jitter"	25
25.4.9 Cable plan	t	26
25.4.9.1 Cab	ling system characteristics	26
25.4.9.2 Link	transmission parameters	26
25.4.9.2.1	Insertion loss	26
25.4.9.2.2	Differential characteristic impedance	26
25.4.9.2.3	Return loss	26
25.4.9.2.4	Differential near-end crosstalk (NEXT)	
25493 Nois	se environment	27
254931	External coupled noise	27
25.4.10 Replaceme	ent of 11.2 "Crossover function"	27
25.4.10 Replacement	A 2 "DDI test pattern for baseline wander measurements"	
25.4.12 Change to	Annex G "Stream cinher scrambling function"	
25.4.12 Change to 25.4.13 Change to	Annex G, Steam eight setamoning function	27
Management		28
30.9 Management fo	r DTE Power via MDI	28
30.9.1 PSE mana	ged object class	28
30.9.1.1 PSE	attributes	28
30.9.1.1.1	aPSEID	28
30.9.1.1.2	aPSEAdminState	28
30.9.1.1.3	aPSEPowerPairsControlAbility	28
30.9.1.1.4	aPSEPowerPairs	29
30.9.1.1.5	aPSEPowerDetectionStatus	29
30.9.1.1.6	aPSEPowerClassification	29
30.9.1.1.7	aPSEInvalidSignatureCounter	30
30.9.1.1.8	aPSEPowerDeniedCounter	30
30.9.1.1.9	aPSEOverLoadCounter	30
30.9.1.1.10	aPSEShortCounter	31
30.9.1.1.11	aPSEMPSAbsentCounter	31
20.0.1.1.12	aPSEActualPower	31
30.9.1.1.12		
30.9.1.1.12	aPSEPowerAccuracy	31

30.9.1.2 PSE actions	32 1
30.9.1.2.1 acPSEAdminControl	32 2
30.9.2 PD managed object class	32 3
30.9.2.1 PD attributes	32 4
30.9.2.1.1 aPDID	32 5
30.10 Laver management for Midsnan	32 6
30 10 1 Midspan managed object class	32 7
30.10.1.1 Midsnan attributes	32 8
30 10 1 1 1 aMidSnanID	32 9
30.10.1.1.2 aMidSpanPSEGroupCanacity	33 10
30.10.1.1.2 aMidSpan SEGroupMap	33 11
20.10.1.2 Midspan potifications	22 17
20.10.1.2 midspan nouncations	33 12 22 12
30.10.2. DEE Crown menopol object close	33 13 14
30.10.2 PSE Group managed object class	33 14 33 15
30.10.2.1 PSE Group attributes	33 IS
30.10.2.1.1 aPSEGroupID	33 16
30.10.2.1.2 aPSECapacity	34 17
30.10.2.1.3 aPSEMap	34 18
30.10.2.2 PSE Group notifications	34 19
30.10.2.2.1 nPSEMapChange	34 20
30.12 Layer Management for Link Layer Discovery Protocol (LLDP)	34 21
30.12.2 LLDP Local System Group managed object class	34 22
30.12.2.1 LLDP Local System Group attributes	34 23
30.12.2.1.5 aLldpXdot3LocPowerPortClass	34 24
30.12.2.1.6 aLldpXdot3LocPowerMDISupported	35 25
30.12.2.1.7 aLldpXdot3LocPowerMDIEnabled	35 26
30.12.2.1.8 aLldpXdot3LocPowerPairControlable	35 27
30.12.2.1.9 aLldpXdot3LocPowerPairs	35 28
30.12.2.1.10 aLldpXdot3LocPowerClass	35 29
30.12.2.1.14 aLldpXdot3LocPowerType	36 30
30.12.2.1.15 aLldnXdot3LocPowerSource	36 31
30 12 2 1 16 aLldnXdot3LocPowerPriority	36 32
30 12 2 1 17 aLldnXdot3LocPDRequestedPowerValue	36 33
30 12 2 1 18 aLldnXdot3LocPSEAllocatedPowerValue	37 34
30 12 2 1 18aaI ldnXdot3L ocPDMeasuredVoltageValue	37 35
30.12.2.1.16000EldpXdot3LocPDMeasuredCurrentValue	37 36
30.12.2.1.180aLldpXdot3LocPSEMeasuredValtageValue	37 30
20 12 2 1 18da I dn V dot 21 oc DSE Measured Current Value	28 28
20.12.2.1.16udLlupAdot2LooPaduaadOnaratianDowarValua	28 20
20.12.2. LLDD Demote System Crown menaged abject alogs	20 20
30.12.3 LLDP Remote System Gloup managed Object class	38 40 28 41
20.12.2.1.6 aLlapAdolSReIIPOWerPortClass	36 41 28 42
30.12.3.1.6 aLIapAdot3RemPowerMDISupported	38 42
30.12.3.1./ aLiapXdot3RemPowerMDIEnabled	39 43
30.12.3.1.8 aLldpXdot3RemPowerPairControlable	39 44
30.12.3.1.9 aLldpXdot3RemPowerPairs	39 45
30.12.3.1.10 aLldpXdot3RemPowerClass	39 46
30.12.3.1.14 aLldpXdot3RemPowerType	39 47
30.12.3.1.15 aLldpXdot3RemPowerSource	40 48
30.12.3.1.16 aLldpXdot3RemPowerPriority	40 49
30.12.3.1.17 aLldpXdot3RemPDRequestedPowerValue	40 50
30.12.3.1.18 aLldpXdot3RemPSEAllocatedPowerValue	40 51
30.12.3.1.18aaLldpXdot3RemPDMeasuredVoltageValue	41 52
30.12.3.1.18baLldpXdot3RemPDMeasuredCurrentValue	41 53
30.12.3.1.18caLldpXdot3RemPSEMeasuredVoltageValue	41 54

Data Termina	Equipment (DTE) Power via Media Dependent Interface (MDI)	43
33.1 Overvie	W	43
33.1.1 Ot	jectives	43
33.1.2 Co	mpatibility considerations	44
33.1.3 Re	lationship of DTE Power via MDI to the IEEE 802.3 Architecture	44
33.1.4 Ty	pe 1 and Type 2 System parameters	
33.1.4.1	Type 2 Cabling requirements	47
33.1.4.2	Type 1 and Type 2 Channel requirements	
33.2 Powers	ourcing equipment (PSE)	
33.2.0a PS	E Type Descriptions	
33.2.1 PS	E location	
33.2.2 Mi	dspan PSE variants Types	
33.2.3 PI	pin assignments	
33.2.4 PS	E state diagrams	57
33.2.4.1	Overview	57
33.2.4.2	Conventions	58
33.2.4.3	Type I and Type 2 constants	
33.2.4.4	Type 1 and Type 2variables	58
33.2.4.5	Type 1 and Type 2 timers	
33.2.4.6	Type 1 and Type 2 functions	62
33.2.4.7	Type 1 and Type 2 state diagrams	64
33.2.4.8	Type 3 and Type 4 constants	66
33.2.4.9	Type 3 and Type 4 variables	66
33.2.4.1	0 Type 3 and Type 4 timers	72
33.2.4.1	1 Type 3 and Type 4 functions	74
33.2.4.1	2 Type 3 and Type 4 state diagrams	
33.2.5 PS	E detection of PDs	86
33.2.5.0	a Connection check requirements	87
33.2.5.1	PSE detection validation circuit	88
33.2.5.2	Detection probe requirements	89
33.2.5.3	Detection criteria	90
33.2.5.4	Rejection criteria	90
33.2.5.5	Open circuit criteria	
33.2.5.6	4PID requirements	
33.2.6 PS	E classification of PDs and mutual identification	
33.2.6.1	PSE 1-EventSingle-Event Physical Layer classification	
33.2.6.2	PSE 2Multiple-Event Physical Layer classification	
33.2.6.3	Autoclass	100
33.2.7 Po	wer supply output	101
33.2.7.1	Output voltage in the POWER_ON state	105
33.2.7.2	Voltage transients	105
33.2.7.3	Power feeding ripple and noise	105
33.2.7.4	Continuous output current capability in the POWER_ON state	105
33.2	.7.4.1 PSE PI pair-to-pair resistance and current unbalance	108
33.2.7.5	Output current in POWER_UP mode	108
33.2.7.6	Overload current	111
33.2.7.7	Output current—at short circuit condition	111
33.2.7.8	Turn off time	115
33.2.7.9	Turn off voltage	115
33.2.7.1	0 Continuous output power capability in POWER_ON state	115
33 2 7 1	1 Intra-pair Ccurrent unbalance	116

33.2.7.12 Type power	116	1
33.2.7.13 Power turn on time	116	2
33.2.7.14 PSE stability	116	3
33.2.8 Power supply allocation	117	4
33.2.9 PSE power removal	117	5
33.2.9.1 PSE Maintain Power Signature (MPS) requirements	117	6
33.2.9.1.1 PSE AC MPS component requirements	117	7
33.2.9.1.2 PSE DC MPS component requirements	119	8
33.3 Powered devices (PDs)	119	9
33.3.1 PD PI	120	10
33.3.2 PD Type descriptions	121	11
33.3.3 PD state diagram	122	12
33.3.3.1 Conventions	122	13
33.3.3.2 Constants	122	14
33.3.3.3 Variables	122	15
33.3.3.4 Timers	124	16
33.3.3.4a Functions	125	17
33.3.3.5 State diagrams	126	18
33.3.4 PD valid and non-valid detection signatures	127	19
33.3.5 PD classifications	129	20
33.3.5.1 PD 1-EventSingle-Event class signature	130	21
33.3.5.2 PD 2Multiple-Event class signature	131	22
33.3.5.2.1 Mark Event behavior	133	23
33 3 5 3 Autoclass	133	24
3336 PSE Type identification	134	25
33 3 7 PD nower	135	26
33 3 7 1 Input voltage	137	27
33 3 7 2 Input average power	138	28
33 3 7 2 1 System stability test conditions during startup and steady state operation	138	29
33 3 7 3 Input inrush current	138	30
33 3 7 4 Peak operating power	139	31
33 3 7 5 Peak transient current	141	32
33.3.7.6 PD behavior during transients at the PSF PI	141	33
33 3 7 7 Rinnle and noise	143	34
33.3.7.8 PD classification stability time	144	35
33.3.7.9 Backfeed voltage	144	36
33.3.7.10 PD PI pair_to_pair resistance and current unbalance	144	37
33.3.8 PD Maintain Power Signature	145	38
33.4 Additional electrical specifications	145	30
23 / 1 Isolation	147	40
33.4.1.1 Electrical isolation environments	140	41
33 4 1 1 1 Environment A requirements	140	42
33.4.1.1.2 Environment B requirements	140	42
22 4 2 Fault tolerance	149	43
33.4.2 Impedance balance	149	44
33.4.4 Common mode output voltage	149	45
23.4.5 Dair to pair output voltage	150	40
23.4.6 Differential noise voltage	152	4/ /0
22 4 7 Deturn loss	153	40
23.4.8 = 100 RASE TY transformer droop	154	49 50
22.4.0 Midman DSE davide additional requirements	154	50
33.4.9 Intespent of the automatic au	154	51
requirements	157	52
22 4 0 1 1 Near End Crosstally (NEVT)	157	55
55.4.9.1.1 Ineal Eliu Closstaik (INEA1)	13/	54

33.4.9.1.2 Insertion loss	. 158	1
33.4.9.1.3 Return loss	. 158	2
33.4.9.1.4 Work area or equipment cable Midspan PSE	. 159	3
33.4.9.1.5 Maximum link delay	. 159	4
33.4.9.1.6 Maximum link delay skew	. 159	5
33.4.9.1.7 Coupling parameters between link segments	. 159	6
33.4.9.1.8 Multiple disturber power sum alien near-end crosstalk (PSANEXT) loss	. 159	7
33.4.9.1.9 Multiple disturber power sum alien far-end crosstalk (PSAFEXT) loss	. 159	8
33.4.9.1a Transmission parameters for Midspan PSEs with a link segment	. 160	9
33.4.9.2 Midspan signal path requirements	. 160	10
33.4.9.2.1 Alternative A Midspan PSE signal path transfer function	. 160	11
33.5 Management function requirements	. 161	12
33.5.1 PSE registers	. 161	13
33.5.1.1 PSE Control register (Register 11) (R/W)	. 161	14
33.5.1.1.1 Reserved bits (11.15:68)	. 162	15
33.5.1.1.1a Force Power Test Mode Pairset Selection (11.7:6)	. 162	16
33.5.1.1.2 Data Link Layer Classification capability (11.5)	163	17
33 5 1 1 3 Enable Physical Layer classification (11 4)	163	18
33 5 1 1 4 Pair Control (11 3·2)	163	19
335115 PSF enable (111:0)	163	20
33 5 1 2 PSF Status register (Register 12) (R/W)	164	20
33512 101 Status register (Register 12) (Refine 12)	165	21
33.5.1.2.7 Data Link Layer Classification Enabled (12.14)	165	22
22 5 1 2 2 Data Link Layer Classification Supported (12 12)	. 105	23
22 5 1 2 4 Power Denied or Removed (12 12)	. 105	24
22 5 1 2 5 Valid Signature (12 11)	. 105	25
33.5.1.2.5 Value Signature (12.11)	. 100	20
35.5.1.2.0 Invalid Signatule (12.10)	. 100	21
33.3.1.2.7 Short Circuit (12.9)	. 100	28
33.3.1.2.8 Overload (12.8)	. 100	29
33.5.1.2.9 MPS Absent (12.7)	. 166	30
33.5.1.2.10 PD Class (12.6:4)	. 166	31
33.5.1.2.11 PSE Status (12.3:1)	. 166	32
33.5.1.2.12 Pair Control Ability (12.0)	. 16/	33
33.6 Data Link Layer classification	. 167	34
33.6.1 TLV frame definition	. 167	35
33.6.2 Data Link Layer classification timing requirements	. 167	36
33.6.3 Power control state diagrams	. 168	37
33.6.3.1 Conventions	. 168	38
33.6.3.2 Constants	. 168	39
33.6.3.3 Variables	. 169	40
33.6.3.4 Functions	. 171	41
33.6.3.5 State diagrams	. 173	42
33.6.4 State change procedure across a link	. 174	43
33.6.4.1 PSE state change procedure across a link	. 175	44
33.6.4.2 PD state change procedure across a link	. 175	45
33.7 Environmental	. 176	46
33.7.1 General safety	. 176	47
33.7.2 Network safety	. 176	48
33.7.3 Installation and maintenance guidelines	. 176	49
33.7.4 Patch panel considerations	. 176	50
33.7.5 Telephony voltages	. 176	51
33.7.6 Electromagnetic emissions	. 177	52
33.7.7 Temperature and humidity	. 177	53
33.7.8 Labeling	. 177	54

33.8	Protocol implementation conformance statement (PICS) proforma for Clause 33, DTE	1
	177 2	
33.	177 3	
33.	8.2 Identification	178 4
	33.8.2.1 Implementation identification	178 5
	33.8.2.2 Protocol summary	178 6
	33.8.2.3 PD Major capabilities/options	178 7
	33.8.2.4 PSE Major capabilities/options	179 8
33.	8.3 PICS proforma tables for DTE Power via MDI	180 9
	33.8.3.1 Common device features	180 10
	33.8.3.2 Power sourcing equipment	180 11
	33.8.3.3 Powered devices	185 12
	33.8.3.4 Electrical specifications applicable to the PSE and PD	188 13
	33.8.3.5 Electrical specifications applicable to the PSE	190 14
	33.8.3.6 Electrical specifications applicable to the PD	191 15
	33.8.3.7 Management function requirements	192 16
	33.8.3.8 Data Link Layer classification requirements	195 17
	33.8.3.9 Environmental specifications applicable to PSEs and PDs	196 18
	33.8.3.10 Environmental specifications applicable to the PSE	196 19
		20
Annex 33A	A (informative) PSE-PD stability	197 21
		22
33A.3	Intra Pair Resistance Unbalance	197 23
33A.4	Recommended Channel Requirement For pair-to-pair Resistance Unbalance in 4-Pair	24
	Operation	197 25
33A.5	PD PI pair-to-pair current unbalance requirements	198 26
		27
Annex 33E	3 (informative) PSE PI pair-to-pair resistance/current unbalance	201 28
22D 1	Direct PDSE macurement	29
220.1	Effective resistance DDSE measurement	202 30
22D 2	Effective resistance RPSE measurement	203 31
33B.3	Current unbalance RPSE measurement	203 32
33B.4	Channel resistance with less than 0.1Ω .	204 33
Annex 330	C (informative) Autoclass	205 35
		200 35 36
Annex 33I	O (informative) Derivation of Rload max and Rload min	207 37
		38
Annex 33E	E (informative) PD Design Guidelines for MPS	209 39
		40
79. IEEE	802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and	41
value	(TLV) information elements	210 42
		43
79.1	Overview	210 44
79.	1.1 IEEE 802.3 LLDP frame format	210 45
	79.1.1.1 Destination Address field	211 46
	79.1.1.2 Source Address field	211 47
	79.1.1.3 Length/Type field	211 48
	79.1.1.4 LLDPDU field	211 49
	79115 Pad field	211 50
	79116 Frame Check Sequence field	211 51
79.2	Requirements of the IEEE 802 3 Organizationally Specific TI V set	211 51
79.2	IFEE 802 3 Organizationally Specific TLVs	211 52 211 52
70	3.1 MΔC/PHV Configuration/Status TI V	211 55 212 54
17.		212 34

79.3.1.2 PMD auto-negotiation advertised capability field 212 22 23 3 79.3.1.4 MAC/PHY Configuration/Status TLV usage rules 213 4 79.3.2.1 MDI Power support 214 5 79.3.2.1 MDI Power support 214 6 79.3.2.2 PSE power pair 214 6 79.3.2.3 Power class 214 8 79.3.2.4 Power type/source/priority 215 10 79.3.2.4.1 Power type 215 10 79.3.2.4.2 Power ore 215 10 79.3.2.4.1 Power ore 215 10 79.3.2.4.2 Power ore 215 10 79.3.2.4.3 Power ore 215 10 79.3.2.6.4 Power value 216 12 79.3.2.6.5 Dever class 217 15 79.3.2.6.1 Power tass 217 17 79.3.2.6.1 Power tass 217 16 79.3.2.6.1 Power tass 218 19 79.3.2.6.2 PSE power class 2		79.3.1.1	Auto-negotiation support/status	212	1
79.3.1.3 Operational MAU type 213 3 79.3.1.4 MAC/PHY Configuration/Status TLV usage rules 213 5 79.3.2.1 MDI Dover support. 214 6 79.3.2.2 PSUE power pair. 214 7 79.3.2.3 Power of pair. 214 7 79.3.2.4 Power power pair. 215 9 79.3.2.4.1 Power source 215 10 79.3.2.4.1 Power source 216 12 79.3.2.4.2 Power value 216 12 79.3.2.5 PDT equested power value 216 14 79.3.2.6.1 PSE power status 217 15 79.3.2.6.1 PSE power class. 217 17 79.3.2.6.1 PSE power class. 217 17 79.3.2.6.1 PSE power status 218 18 19 79.3.2.6.2 PJ P-ID 218 18 19 19 23 79.3.2.66.1 PSW rule status 219 24 79.3.2.66.2 219 24 79.3.2.66.1 Power via MDI TLV usage rules 218 217		79.3.1.2	PMD auto-negotiation advertised capability field	212	2
79.3.1.4 MAC/PHY Configuration/Status TLV usage rules 213 5 79.3.2.1 MDI power support 214 6 79.3.2.2 PSE power pair 214 6 79.3.2.3 Power class 214 6 79.3.2.4 Power point 215 10 79.3.2.4 Power type> 215 10 79.3.2.4.1 Power type 215 10 79.3.2.4.2 Power over type 215 10 79.3.2.4.3 Power over value 216 13 79.3.2.5 PD requested power value 216 13 79.3.2.6 PSE power pair 217 15 79.3.2.6.0 PSE power status 217 15 79.3.2.6.1 PSE power tass 217 16 79.3.2.6.1 PSE power status 217 17 79.3.2.6.1 PSE power tass 217 17 79.3.2.6.2 PSE power pair 218 20 79.3.2.6.1 PSE power tass 217 17 79.3.2.6.2 PO P-D 218 20		79.3.1.3	Operational MAU type	213	3
79.3.2 Power Via MDI TLV 213 \$ 5 79.3.2.1 MDI power support. 214 \$ 6 79.3.2.2 PSE power duss 214 \$ 7 79.3.2.3 Power duss 214 \$ 8 79.3.2.4 Requested power type/source/priority 215 \$ 10 79.3.2.4.1 Power source 215 \$ 10 79.3.2.4.2 Power source 216 \$ 13 79.3.2.5 PD requested power value 216 \$ 13 79.3.2.6 PSE power status 217 \$ 15 79.3.2.6.1 PSE power tass 217 \$ 16 79.3.2.6.1 PSE power class 217 \$ 17 79.3.2.6.2 PS P power class 217 \$ 17 79.3.2.6.1 PSE power type 218 \$ 19 79.3.2.6.2 PD P P 218 \$ 20 \$ 79.3.2.6.2 \$ 218 \$ 219 79.3.2.6.4 PSE maximum available power 219 \$ 23 \$ 79.3.2.6.4 \$ 219 \$ 26 79.3.2.6.2 PD PI 218 \$ 219 \$ 26 \$ 79.3.3.1 \$ 30		79.3.1.4	MAC/PHY Configuration/Status TLV usage rules	213	4
79.3.21 MDI power support. 214 6 79.3.22 PSE power pair 214 7 79.3.23 Power class 214 8 79.3.24 Requested power type/source/priority 215 9 79.3.2.4 Power source 215 10 79.3.2.4 Power source 216 12 79.3.2.4 Power source 216 13 79.3.2.5 PD requested power value 216 14 79.3.2.6 PSE power status 217 16 79.3.2.6.1 PSE power status 217 16 79.3.2.6.1 PSE power status 217 17 79.3.2.6.1 Power type 218 18 79.3.2.6.1 Power type 218 18 79.3.2.6.5 PD PI 218 20 79.3.2.6.6 PO HP-ID 218 21 79.3.2.6.6 PD 4P-ID 218 21 79.3.2.6.6 PD 4P-ID 218 21 79.3.2.6.6 PO 4P-ID 218 21 79.3.3. Link Aggre	79.	.3.2 Powe	r Via MDI TLV	213	5
79.3.2.2 PSE power par 214 7 79.3.2.3 Power class 214 8 79.3.2.41 Power class 215 10 79.3.2.4.1 Power source 215 11 79.3.2.4.2 Power source 215 11 79.3.2.4.3 Power source 216 12 79.3.2.5 PD requested power value 216 13 79.3.2.6 PSE power status 217 15 79.3.2.6.1 PSE power class 217 16 79.3.2.6.2 PSE power class 217 17 79.3.2.6.1 PSE power class 217 17 79.3.2.6.2 PD 4P 218 18 19 79.3.2.6.3 PSE mover type 218 18 19 79.3.2.6.4 PSE mover type 218 21 22 23.2.6.3 219 23 79.3.2.6.4 PD PI 218 21 21 23.2.6.3 219 22 22 23 23.2.6.3 219 23 23.2.6.3 219 23 25 23.2.7		79.3.2.1	MDI power support	214	6
79.3.2.3 Power class 214 8 79.3.2.4 Requested power type/source/priority 215 10 79.3.2.4.1 Power type 215 10 79.3.2.4.2 Power source 215 11 79.3.2.4.2 Power source 216 12 79.3.2.4.3 Power priority 216 13 79.3.2.6 PSE power plati 216 14 79.3.2.6.6 PSE power status 217 16 79.3.2.6.1 PSE power class 217 17 79.3.2.6.5 PD 4P-ID 218 19 79.3.2.6.5 PD 4P-ID 218 20 79.3.2.6.6 PO 4P-ID 218 20 79.3.2.6.6 PO 4P-ID 218 20 79.3.2.6.6 Autoclass 219 23 79.3.2.6.6 Autoclass 219 23 79.3.2.6.7 Power Vin MDI TLV usage rules 219 25 79.3.3 Link Aggregation TLV usage rules 220 27 79.3.3.1 Aggregated port ID 220 27		79.3.2.2	PSE power pair	214	7
79.3.2.4 Requested power type/source/priority 215 10 79.3.2.4.1 Power source 215 10 79.3.2.4.2 Power source 216 11 79.3.2.4.3 Power source 216 12 79.3.2.5 PD requested power value 216 13 79.3.2.6 PSE allocated power value 216 14 79.3.2.6.1 PSK power fatus 217 15 79.3.2.6.2 PSK power class 217 17 79.3.2.6.1 PSK power class 217 17 79.3.2.6.5 PD Pl 218 19 79.3.2.6.5 PD Pl 218 10 79.3.2.6.6 PSE maximum available power 219 23 79.3.2.6.6 PD Pl 218 21 79.3.2.6 79.3.2.6 PSE maximum available power 219 24 79.3.2.6 79.3.2.6 PD Pl 219 24 79.3.2.6 219 25 79.3.3.1 Kagregation TLV (usage rules 219 26 79.3.3.1 220 27 79.3.3.1 <		79.3.2.3	Power class	214	8
79.3.2.4.1 Power type 215 10 79.3.2.4.2 Power source 215 11 79.3.2.4.3 Power priority 216 12 79.3.2.5 PD requested power value 216 13 79.3.2.6 PSE power status 217 15 79.3.2.6.1 PSE power class 217 16 79.3.2.6.1 PSE power class 217 17 79.3.2.6.1 PSE power class 217 17 79.3.2.6.5 PSE power class 217 17 79.3.2.6.6 PG Power type 218 18 19 79.3.2.6.6 PO P4-D 218 20 79.3.2.6.5 219 23 79.3.2.6.6 PO P4-D 218 20 79 219 22 23 79.3.2.6.6 219 22 23 79.3.2.6.6 219 24 79.3.2.6.6 219 25 79.3.3 116 Aggregation status 219 22 22 27 79.3.3.2 Aggregation status 220 28 79.3.3.3 116 Aggregation status 221 <td< td=""><td></td><td>79.3.2.4</td><td>Requested power type/source/priority</td><td>215</td><td>9</td></td<>		79.3.2.4	Requested power type/source/priority	215	9
79.3.2.4.2 Power source 215 11 79.3.2.4.3 Power value 216 12 79.3.2.5 PD requested power value 216 14 79.3.2.6 PSE allocated power value 216 14 79.3.2.6 PSE power status 217 15 79.3.2.6.1 PSE power class 217 17 79.3.2.6.2 PSE power class 217 17 79.3.2.6.5 POP ID 218 18 19 79.3.2.6.5 PD IP 218 219 22 79.3.2.6.6 POP ID 218 219 22 79.3.2.6.6 POP ID 218 219 24 79.3.2.6.6 POWer Via MDI TLV usage rules 219 24 25 79.3.3.2 Aggregation TLV (deprecated) 219 24 25 27 23.3 Link Aggregation TLV usage rules 220 27 79.3.3.2 Aggregation TLV usage rules 220 27 79.3.3.2 Aggregation TLV usage rules 221 30 30 30 31.4 Aggregation TLV usage rules 222 33		79.3.2	4.1 Power type	215	10
79.3.2.4.3 Power priority 216 12 79.3.2.5 PD requested power value 216 14 79.3.2.6 PSE power status 217 15 79.3.2.6.1 PSE power pair 217 16 79.3.2.6.2 PSE power pair 217 16 79.3.2.6.3 PSE power tabus 217 17 79.3.2.6.4 PSE power tabus 217 17 79.3.2.6.5 Power type 218 19 79.3.2.6.6 Power type 218 19 79.3.2.6.6 POwer type 218 20 79.3.2.6.6 Power type 218 20 79.3.2.6.6 Power type 219 22 79.3.2.6.6 Request power down 219 22 79.3.2.6.7 Power Via MDI TLV usage rules 219 25 79.3.3 Link Aggregation TLV (deprecated) 219 25 79.3.4 Maximum Frame Size 221 30 79.3.5 LEE TLV 220 28 29 79.3.4.1 Maximum frame Size 221 30<		79.3.2	4.2 Power source	215	11
79.3.2.5 PD requested power value 216 13 79.3.2.6 PSE allocated power value 216 14 79.3.2.6 PSE power status 217 15 79.3.2.6a.1 PSE power class 217 16 79.3.2.6b System setup 218 19 79.3.2.6b.2 PDE power class 218 19 79.3.2.6b.3 PD PPID 218 20 79.3.2.6b.3 PD PI 218 20 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c PSE maximum available power 219 24 79.3.2.6c Request power down 219 24 79.3.2.6c Request power down 219 25 79.3.3.1 ink Aggregation TLV (usge rules 219 25 79.3.3.1 ink Aggregation TLV (usge rules 220 27 79.3.4 Maximum Frame Size TLV 221 30 79.3.5 Link Aggregation TLV (usage rules 221 30 79.3.5 FEE TLV 221 30 79.3.5 Tansmit Tw		79.3.2	4.3 Power priority	216	12
79.3.2.6 PSE power status 216 14 79.3.2.6a PSE power status 217 15 79.3.2.6a.1 PSE power pair 217 16 79.3.2.6b.2 PSE power class 217 17 79.3.2.6b.3 Power type 218 19 79.3.2.6b.2 PD 4P-ID 218 20 79.3.2.6b.3 PD PI 218 20 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c Re maximum available power 219 23 79.3.2.6c Request power down 219 24 79.3.2.7 Power Via MDI TLV usage rules 219 26 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregation status 220 29 79.3.4 Maximum frame Size TLV 221 30 79.3.5.1 Transmit Tame Size TLV usage rules 221 32 79.3.5.1 Transmit fast wake 222 33 79.3.5.2 Receive TW		79325	PD requested power value	216	13
79.3.2.6a PSE power status 217 15 79.3.2.6a.1 PSE power class 217 16 79.3.2.6b System setup 218 18 79.3.2.6b.1 Power type 218 18 79.3.2.6b.1 Power type 218 19 79.3.2.6b.1 POWer type 218 20 79.3.2.6b.3 PD PI-D 218 20 79.3.2.6c PSE maximum available power 219 22 79.3.2.6d Autoclass 219 23 79.3.2.6d Autoclass 219 23 79.3.2.6d Autoclass 219 24 79.3.2.6d Autoclass 219 25 79.3.1 Aggregation TLV (deprecated) 219 26 79.3.3 Link Aggregation status 220 27 79.3.4 Aggregation TLV usage rules 20 29 79.3.4 Maximum frame Size 21 31 79.3.5 ELE TLV usage rules 221 32 79.3.5 Feat TV usage rules 221		79326	PSE allocated power value	216	14
79.3.2.6a.1 PSE power pair 217 16 79.3.2.6a.2 PSE power class 217 17 79.3.2.6b System setup 218 18 79.3.2.6b.2 PD 4P-ID. 218 218 79.3.2.6b.2 PD 4P-ID. 218 219 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c Reguest power down. 219 23 79.3.2.6c Reguest power down. 219 24 79.3.2.6c Reguest power down. 219 25 79.3.3.1 Kagregation status 220 27 79.3.3.2 Aggregated port ID 220 28 79.3.3.1 Maximum frame Size 210 30 79.3.4.1 Maximum frame Size 211 30 79.3.4.1 Maximum frame Size 212 33 79.3.5.1 Transmit Tw. 222 33 79.3.5.2 Receive Tw. 222 35 79.3.5.3 Fallback Tw. 223 39		79 3 2 6a	PSE power status	217	15
79.3.2.6a.2 PSE power class 217 17 79.3.2.6b.1 Power type 218 18 79.3.2.6b.2 PD 4P-ID 218 19 79.3.2.6b.3 PD 4P-ID 218 20 79.3.2.6b.3 PD PI 218 20 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c PSE maximum available power 219 23 79.3.2.6c Request power down 219 24 79.3.2.6c Request power down 219 25 79.3.1 Ink Aggregation TLV (deprecated) 219 26 79.3.3.1 Ink Aggregation TLV (deprecated) 220 28 79.3.3.2 Aggregation TLV usage rules 220 29 79.3.4 Maximum frame Size 221 30 79.3.5 EEE TLV 221 30 79.3.5 FEE TLV 222 33 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Ta 223 37 79.3.5.3 Fallback Tw 223 37		7932	6a 1 PSE nower pair	217	16
79.3.2.6b System setup 218 18 79.3.2.6b.1 Power type 218 19 79.3.2.6b.2 PD 4P-ID 218 20 79.3.2.6b.2 PD 4P-ID 218 20 79.3.2.6b.2 PD 4P-ID 218 20 79.3.2.6b POP 219 22 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c Request power down 219 24 79.3.2.6c Request power down 219 25 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregation TLV usage rules 220 29 79.3.4 Maximum frame Size TLV 221 30 79.3.5 EEE TLV 222 33 79.3.5 Felt TLV 222 33 79.3.5 Felt TLV 222 33 79.3.5 FEE TLV usage rules 221 32 79.3.5 FEE TLV usage rules 223 37		7932	6a 2 PSE power class	217	17
79.3.2.6b.1 Power type 218 19 79.3.2.6b.2 PD 4P-ID 218 20 79.3.2.6b.3 PD PI 218 21 79.3.2.6b.3 PD PI 218 21 79.3.2.6b.3 PD PI 219 22 79.3.2.6c PSE maximum available power 219 23 79.3.2.6c Request power down 219 25 79.3.3.1 Aggregation TLV (apprecated) 219 26 79.3.3.1 Aggregation tLV usage rules 220 27 79.3.3.2 Aggregation tLV usage rules 220 27 79.3.3.1 Kagregation TLV usage rules 220 29 79.3.4 Maximum frame Size 221 30 79.3.4.1 Maximum frame Size 221 30 79.3.5.2 Receive Tw 222 33 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Tw 223 37 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223		79326h	System setun	217	18
79.3.2.6b.2 PD 4P-ID. 218 21 79.3.2.6b.3 PD II. 218 21 79.3.2.6c PSE maximum available power. 219 22 79.3.2.6c PSE maximum available power. 219 23 79.3.2.6c Request power down. 219 23 79.3.2.6c Request power down. 219 24 79.3.2.7 Power Via MDI TLV usage rules. 219 26 79.3.3.1 Aggregation TLV (deprecated). 219 26 79.3.3.2 Aggregation tatus. 220 27 79.3.3.1 Aggregation TLV usage rules 220 27 79.3.3.2 Aggregation TLV usage rules 221 30 79.3.4.1 Maximum frame Size TLV 221 30 79.3.5.2 Receive TW 222 33 79.3.5.3 Fallback Tw 222 34 79.3.5.4 Ekb TLV 223 37 79.3.5.5 Eke Fast Wake TLV 223 37 79.3.5.4 Ekb Transmit and Receive Tw 223 39 79.3.6.2 Receive fast wa		7032	6h 1 Power type	210	10
79.3.2.60.3 PD PI 218 21 79.3.2.6c PSE maximum available power 219 22 79.3.2.6c Autoclass 219 23 79.3.2.6d Autoclass 219 23 79.3.2.6e Request power down 219 24 79.3.2.7 Power Via MDI TLV usage rules 219 25 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregated port ID 220 27 79.3.3.2 Aggregation TLV usage rules 220 29 79.3.4 Maximum frame Size TLV 221 30 79.3.4.2 Maximum frame Size TLV usage rules 221 32 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Tw 222 35 79.3.5.1 Transmit and Receive Tw 222 35 79.3.5.5 EEE TLV usage rules 223 37 79.3.5.6 Tensmit fast wake 223 37 79.3.5.6 EEE Fast Wake TLV 223 39 79.3.6.1 Transmit fast wake and Recei		79.3.2.	66.2 PD 40 ID	210	20
179.3.2.6c PSE maximum available power 219 22 79.3.2.6c PSE maximum available power 219 23 79.3.2.6d Autoclass 219 23 79.3.2.6e Request power down 219 24 79.3.2.7 Power Via MDI TLV usage rules 219 25 79.3.3.1 Link Aggregation status 220 27 79.3.3.2 Aggregation tLV usage rules 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4.1 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum Frame Size TLV usage rules 221 32 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Tw 222 34 79.3.5.4 Etch Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit fast wake 223 36 79.3.5.4 Etch Transmit fast wake and Receive fast wake 223 39 79.3.6.2 Receive fast wake 223 39		79.3.2	66 2 DD DI	210	20
79.3.2.0c FSE Informula variable power 219 22 79.3.2.6d Autoclass 219 23 79.3.2.6e Request power down 219 24 79.3.2.7 Power Via MDI TLV usage rules 219 25 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregation TLV usage rules 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4.1 Maximum frame Size TLV 221 30 79.3.5.2 Receive TLV 221 32 79.3.5.1 Transmit Transmit Tw 222 33 79.3.5.3 Fallback Tw 222 35 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit and Receive Tw 223 39 79.3.5.5 FEE TLV usage rules 223 39 79.3.6.1 Transmit fast wake 224 42 79.3.6.1		70 2 2 60	DSE maximum available nouver	210	21
79.3.2.6c Request power down. 219 24 79.3.2.7 Power Via MDI TLV usage rules 219 25 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregation status 220 27 79.3.3.1 Aggregation TLV usage rules 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4.1 Maximum Frame Size TLV 221 30 79.3.5.2 Receive TW 222 33 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive TW 222 36 79.3.5.3 Fallback Tw 222 36 79.3.5.4 EEE Fall V usage rules 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit and Receive Tw 223 38 79.3.6.2 Receive fast wake and Receive fast wake 224 42 79.3.6.3 EEE Fast Wake TLV 223 39 79.3.6.4		79.3.2.00	Autoologa	219	22
79.3.2 ferror 219 24 79.3.3 Link Aggregation TLV (deprecated) 219 25 79.3.3 Link Aggregation status 220 27 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregated port ID 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum frame Size TLV 221 30 79.3.5.2 EEE TLV 222 33 79.3.5.2 Receive Tw 222 33 79.3.5.3 Fallback Tw 222 34 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 37 79.3.5.6 EEE TAV usage rules 223 38 79.3.6.1 Transmit fast wake 223 39 79.3.6.2 Receive Tw 223 38 79.3.6.3 Fallback Tw 223 38 79.3.6.1 Transmit fast wake 223 39 79.3.6.2 Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE		79.3.2.00	Autociass	219	23
79.3.2.7 Power Via MDT ILV Usage rules 219 26 79.3.3 Link Aggregation TLV (deprecated) 219 26 79.3.3.1 Aggregation status 220 28 79.3.3.2 Aggregated port ID 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4 Maximum frame Size TLV 221 30 79.3.4.1 Maximum frame size 221 32 79.3.5 EEE TLV 222 33 79.3.5.1 Transmit Tw 222 35 79.3.5.2 Receive Tw 222 35 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.6.1 Transmit fast wake 223 39 79.3.6.2 Receive fast wake and Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.7.1 PD measurements 224		79.3.2.0e	Request power down	219	24
79.3.3.1 Aggregation TLV (deprecated) 219 20 79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregated port ID 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4.1 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum frame size 221 31 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Tw 222 33 79.3.5.3 Fallback Tw 222 35 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit fast wake 223 40 79.3.6.2 Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV 223 39 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42	70	19.3.2.1	Power Via MDI ILV usage rules	219	25
79.3.3.1 Aggregation status 220 27 79.3.3.2 Aggregated port ID 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum frame size 221 31 79.3.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5 EEE TLV 222 33 79.3.5.1 Transmit Tw 222 33 79.3.5.2 Receive Tw 222 35 79.3.5.3 Fallback Tw 222 36 79.3.5.4 Echo Transmit and Receive Tw 223 39 79.3.5.5 EEE TLV usage rules 223 39 79.3.6.1 Transmit fast wake 223 40 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV 224 44 79.3.7.1 PD measurements 224 43 79.3.7.2 PSE measurements <td>/9.</td> <td>.3.3 Link</td> <td>Aggregation 1LV (deprecated)</td> <td>219</td> <td>26</td>	/9.	.3.3 Link	Aggregation 1LV (deprecated)	219	26
79.3.3.2 Aggregated port ID. 220 28 79.3.3.3 Link Aggregation TLV usage rules 220 29 79.3.4.1 Maximum Frame Size TLV 221 30 79.3.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5.2 REEE TLV 222 33 79.3.5.1 Transmit Tw. 222 33 79.3.5.2 Receive Tw. 222 34 79.3.5.3 Fallback Tw 222 36 79.3.5.4 Echo Transmit and Receive Tw. 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit fast wake 223 39 79.3.6.1 Transmit fast wake 223 39 79.3.6.1 Transmit fast wake 223 34 79.3.6.2 Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV usage rules 224 43 79.3.7.2 PSE measurements 224 44 79.3.7.3 <t< td=""><td></td><td>79.3.3.1</td><td>Aggregation status</td><td>220</td><td>27</td></t<>		79.3.3.1	Aggregation status	220	27
79.3.3 Link Aggregation ILV usage rules 220 29 79.3.4 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum frame size 221 31 79.3.4.2 Maximum frame size 221 32 79.3.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5 EEE TLV 222 33 79.3.5.2 Receive Tw 222 34 79.3.5.3 Fallback Tw 222 36 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit and Receive Tw 223 39 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV usage rules 224 43 79.3.7.1 PD measurements TLV 224 44 79.3.7.2 PSE measurements 224 45		79.3.3.2	Aggregated port ID	220	28
79.3.4 Maximum Frame Size TLV 221 30 79.3.4.1 Maximum frame size 221 31 79.3.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5.1 EEE TLV 222 33 79.3.5.2 Receive Tw 222 34 79.3.5.3 Fallback Tw 222 35 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.1 Transmit fast wake 223 39 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 223 40 79.3.6.4 EEE Fast Wake TLV usage rules 224 42 79.3.7.1 PD measurements 224 43 79.3.7.2 PSE measurements 224 45 79.3.7.3 PSE power price index 228 47 79.3.7.4 Power Via MDI Measurements TLV usage rules 228 47 79.3.7.4 <td></td> <td>79.3.3.3</td> <td>Link Aggregation TLV usage rules</td> <td>220</td> <td>29</td>		79.3.3.3	Link Aggregation TLV usage rules	220	29
793.4.1 Maximum frame size 221 31 793.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5 EEE TLV 222 33 793.5.1 Transmit Tw. 222 34 793.5.2 Receive Tw 222 35 793.5.3 Fallback Tw 222 36 793.5.4 Echo Transmit and Receive Tw 223 37 793.5.5 EEE TLV usage rules 223 38 793.6.1 Transmit fast wake 223 39 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV usage rules 223 41 79.3.6.7 Power via MDI Measurements TLV 224 42 79.3.7.1 PD measurements 224 45 79.3.7.2 PSE measurements 224 45 79.3.7.4 Power via MDI Measurements TLV usage rules 228 47 79.3.7.4 Power via MDI Measurements TLV selection variable/LLDP Configuration 50	79.	.3.4 Max1	mum Frame Size TLV	221	30
79.3.4.2 Maximum Frame Size TLV usage rules 221 32 79.3.5 EEE TLV 222 33 79.3.5.1 Transmit Tw 222 34 79.3.5.2 Receive Tw 222 35 79.3.5.3 Fallback Tw 222 36 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.6 EEE Fast Wake TLV 223 39 79.3.6.1 Transmit fast wake 223 40 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV usage rules 224 42 79.3.6.7 Power via MDI Measurements TLV 224 44 79.3.7.1 PD measurements 224 45 79.3.7.2 PSE measurements 224 45 79.3.7.4 Power Via MDI Measurements TLV usage rules 228 47 79.3.7.4 Power Via MDI Measurements TLV selection management 228 49		79.3.4.1	Maximum frame size	221	31
79.3.5EEE TLV2223379.3.5.1Transmit Tw2223479.3.5.2Receive Tw2223579.3.5.3Fallback Tw2223679.3.5.4Echo Transmit and Receive Tw2233779.3.5.5EEE TLV usage rules2233879.3.6.1Transmit fast wake2233979.3.6.2Receive fast wake2234079.3.6.3Echo of Transmit fast wake2234079.3.6.4EEE Fast Wake TLV2234079.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7.1PD measurements TLV2244479.3.7.2PSE measurements2244579.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284779.3.7.4Power Via MDI Measurements TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.1IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.4.2	Maximum Frame Size TLV usage rules	221	32
79.3.5.1 Transmit Tw	79.	.3.5 EEE	TLV	222	33
79.3.5.2 Receive Tw 222 35 79.3.5.3 Fallback Tw 222 36 79.3.5.4 Echo Transmit and Receive Tw 223 37 79.3.5.5 EEE TLV usage rules 223 38 79.3.6.6 EEE Fast Wake TLV 223 39 79.3.6.1 Transmit fast wake 223 40 79.3.6.2 Receive fast wake 223 40 79.3.6.3 Echo of Transmit fast wake and Receive fast wake 224 42 79.3.6.4 EEE Fast Wake TLV usage rules 224 42 79.3.7.1 PD measurements TLV 224 44 79.3.7.2 PSE measurements 224 45 79.3.7.4 Power Via MDI Measurements TLV usage rules 228 47 79.3.7.4 Power Via MDI Measurements TLV selection management 228 48 79.4.1 IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration managed object class cross reference 229 51 79.4.2 IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group managed object class cross references 229 51 79.4.2 IEEE		79.3.5.1	Transmit Tw	222	34
79.3.5.3Fallback Tw2223679.3.5.4Echo Transmit and Receive Tw2233779.3.5.5EEE TLV usage rules2233879.3.6.6EEE Fast Wake TLV2233979.3.6.1Transmit fast wake2234079.3.6.2Receive fast wake2234179.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7.1PD measurements TLV2244479.3.7.2PSE measurements2244579.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection wariable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.5.2	Receive Tw	222	35
79.3.5.4Echo Transmit and Receive Tw2233779.3.5.5EEE TLV usage rules2233879.3.6EEE Fast Wake TLV2233979.3.6.1Transmit fast wake2234079.3.6.2Receive fast wake2234079.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4.1IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.5.3	Fallback Tw	222	36
79.3.5.5EEE TLV usage rules2233879.3.6EEE Fast Wake TLV2233979.3.6.1Transmit fast wake2234079.3.6.2Receive fast wake2234179.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4.1IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.5.4	Echo Transmit and Receive Tw	223	37
79.3.6EEE Fast Wake TLV2233979.3.6.1Transmit fast wake2234079.3.6.2Receive fast wake2234179.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.5.5	EEE TLV usage rules	223	38
79.3.6.1Transmit fast wake2234079.3.6.2Receive fast wake2234179.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4.1IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354	79.	.3.6 EEE	Fast Wake TLV	223	39
79.3.6.2Receive fast wake2234179.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.6.1	Transmit fast wake	223	40
79.3.6.3Echo of Transmit fast wake and Receive fast wake2244279.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.6.2	Receive fast wake	223	41
79.3.6.4EEE Fast Wake TLV usage rules2244379.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.6.3	Echo of Transmit fast wake and Receive fast wake	224	42
79.3.7Power via MDI Measurements TLV2244479.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.6.4	EEE Fast Wake TLV usage rules	224	43
79.3.7.1PD measurements2244579.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354	79.	.3.7 Powe	r via MDI Measurements TLV	224	44
79.3.7.2PSE measurements2244679.3.7.3PSE power price index2284779.3.7.4Power Via MDI Measurements TLV usage rules2284879.4IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group5279.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.7.1	PD measurements	224	45
79.3.7.3PSE power price index		79.3.7.2	PSE measurements	224	46
79.3.7.4Power Via MDI Measurements TLV usage rules		79.3.7.3	PSE power price index	228	47
79.4 IEEE 802.3 Organizationally Specific TLV selection management2284979.4.1 IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2 IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group52managed object class cross references2295379.5 Protocol implementation conformance statement (PICS) proforma for IEEE 802.354		79.3.7.4	Power Via MDI Measurements TLV usage rules	228	48
79.4.1IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration50managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group52managed object class cross references2295379.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354	79.4	IEEE 802.	3 Organizationally Specific TLV selection management	228	49
managed object class cross reference2295179.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group52managed object class cross references2295379.5Protocol implementation conformance statement (PICS) proforma for IEEE 802.354	79.	4.1 IEEE	802.3 Organizationally Specific TLV selection variable/LLDP Configuration		50
79.4.2IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group managed object class cross references		mana	ged object class cross reference	229	51
managed object class cross references	79.	4.2 IEEE	802.3 Organizationally Specific TLV/LLDP Local and Remote System group		52
79.5 Protocol implementation conformance statement (PICS) proforma for IEEE 802.3 54		mana	ged object class cross references	229	53
	79.5	Protocol in	nplementation conformance statement (PICS) proforma for IEEE 802.3		54

Orga	nizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and value	
(TLV	<i>V</i>) information elements	234
79.5.1	Introduction	234
79.5.2	Identification	234
79.5.	2.1 Implementation identification	234
79.5.	2.2 Protocol summary	234
79.5.3	Major capabilities/options	235
79.5.4	IEEE 802.3 Organizationally Specific TLV	235
79.5.5	MAC/PHY Configuration/Status TLV	236
79.5.6	EEE TLV	236
79.5.7	EEE Fast Wake TLV	237
79.5.8	Power Via MDI TLV	237
79.5.9	Link Aggregation TLV	238
79.5.10	Maximum Frame Size TLV	238

Draft Standard for Ethernet Amendment: Physical Layer and Management Parameters for DTE Power via MDI over 4-Pair

IMPORTANT NOTICE: IEEE Standards documents are not intended to ensure safety, health, or environmental protection, or ensure against interference with or from other devices or networks. implementers of IEEE Standards documents are responsible for determining and complying with all appropriate safety, security, environmental, health, and interference protection practices and all applicable laws and regulations.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading "Important Notice" or "Important Notices and Disclaimers Concerning IEEE Documents." They can also be obtained on request from IEEE or viewed at http://standards.ieee.org/IPR/disclaim-ers.html.

NOTE—The editing instructions contained in this amendment define how to merge the material contained therein into the existing base standard and its amendments to form the comprehensive standard.

The editing instructions are shown in **bold italic**. Four editing instructions are used: change, delete, insert, and replace. **Change** is used to make corrections in existing text or tables. The editing instruction specifies the location of the change and describes what is being changed by using strikethrough (to remove old material) and <u>underscore</u> (to add new material). **Delete** removes existing material. **Insert** adds new material without disturbing the existing material. Deletions and insertions may require renumbering. If so, renumbering instructions are given in the editing instruction. **Replace** is used to make changes in figures or equations by removing the existing figure or equation and replacing it with a new one. Editing instructions, change markings, and this NOTE will not be carried over into future editions because the changes will be incorporated into the base standard.

Cross references that refer to clauses, tables, equations, or figures not covered by this amendment are highlighted in green.

TO BE REMOVED PRIOR TO FINAL PUBLICATION: Reviewers and the publication editor should note that editing instructions have been written to minimize the probability of changes being lost at publication from other IEEE 802.3 amendment projects running in parallel (e.g., IEEE P802.3bj and IEEE P802.3bk) that modified the same text and tables.

1. Introduction

Editor's Note: The following clause 1.3 is a place holder for new content. If no new references are added prior to entering sponsor ballot, this clause will be deleted from the ballot draft. **1.3 Normative references** Insert the following references in alphanumerical order: **1.4 Definitions** Replace 1.4.241, 1.4.415, 1.4.425, 1.4.426 as follows: 1.4.241 Link section: The portion of the link segment from the PSE to the PD. 1.4.415 Type 1 PD: A PD that provides a Class 0, 1, 2 or 3 signature during Physical Layer classification (see IEEE 802.3, Clause 33). 1.4.425 V_{PD}: The voltage at the PD PI measured between any positive conductor of a powered pair and any negative conductor of the corresponding powered pair (see IEEE 802.3, Clause 33)." 1.4.426 V_{PSE}: The voltage at the PSE PI measured between any positive conductor of a powered pair and any negative conductor of the corresponding powered pair (see IEEE 802.3, Clause 33). Insert the following new definitions into the list, in alphanumerical order: pairset: Either of the two valid 4-wire connections as listed in 33.2.3. Single signature PD: A PD that shares the same detection signature, classification signature, and maintain power signature between both pairsets (see IEEE 802.3, Clause 33). Dual signature PD: A PD that has independent detection signatures, classification signatures, and maintain power signatures on each pairset (see IEEE 802.3, Clause 33). Type 3 PD: A PD that provides a Class 1 to Class 6 signature during Physical Layer classification, implements multiple-Event classification, and accepts power on both modes simultaneously (see IEEE 802.3, Clause 33). Type 3 PSE: A PSE that supports PD Types 1-3 and supports Low MPS (see IEEE 802.3, Clause 33). Type 4 PD: A PD that provides a Class 7 or 8 signature during Physical Layer classification, implements multiple-Event classification, is capable of Data Link Layer classification, and accepts power on both Modes simultaneously (see IEEE 802.3, Clause33). Type 4 PSE: A PSE that supports PD Types 1-4 and supports 4-pair power and Low MPS (see IEEE 802.3, Clause 33).

	is are added
entering sponsor ballot, this clause will be deleted from the ballot draft.	
breviations	
he following new abbreviations into the list in alphabetical order.	
ie jouowing new aboreviations into the usi, in alphabetical oract.	

25. Physical Medium Dependent (PMD) sublayer and baseband medium, type 100BASE-TX

25.4 Specific requirements and exceptions

The 100BASE-TX PMD (including MDI) shall comply to the requirements of TP-PMD, 7, 8, 9, 10, and 11, and normative Annex A with the exceptions listed below. In TP-PMD, informative annexes B, C, E, G, I, and J, with exceptions listed below, provide additional information useful to PMD sublayer implementers. Where there is conflict between specifications in TP-PMD and those in this standard, those of this standard shall prevail.

25.4.1 Change to 7.2.3.1.1, "Line state patterns"

Descrambler synchronization on the Quiet Line State (QLS), Halt Line State (HLS), and Master Line State (MLS) Line State Patterns cited in TP-PMD 7.2.3.1.1 is optional.

25.4.2 Change to 7.2.3.3, "Loss of synchronization"

The synchronization error triggered by PH_Invalid as defined in TP-PMD 7.2.3.3a is not applicable.

25.4.3 Change to Table 8-1, "Contact assignments for twisted pair"

100BASE-TX for twisted pair adopts the contact assignments of 10BASE-T. Therefore, the contact assignments shown in TP-PMD Table 8-1 shall instead be as depicted in Table 25–1.

Contact	PHY without internal crossover MDI SIGNAL	PHY with internal crossover MDI SIGNAL
1	Transmit +	Receive +
2	Transmit –	Receive –
3	Receive +	Transmit +
4		
5		
6	Receive –	Transmit –
7		
8		

Table 25–1—Twisted-pair MDI contact assignments

25.4.4 Deletion of 8.3, "Station labelling"

Clause 8.3 of TP-PMD shall not be applied to 100BASE-TX.

25.4.5 Change to 9.1.7, "Worst case droop of transformer"

Change text in Section 25.4.5 as follows:

A <u>100BASE-TX</u> receiver in a Type 2 or greater Endpoint PSE or Type 2 or greater PD (see Clause 33) shall meet the requirements of 25.4.7. A <u>100BASE-TX</u> transmitter in a Type 2 or greater Endpoint PSE or Type 2 or greater PD delivering or accepting more than 13.0 W average power shall meet either the Open Circuit Inductance (OCL) requirement in 9.1.7 of TP-PMD, or meet the requirements of 25.4.5.1.

25.4.5.1 Equivalent system time constant

While transmitting the Data Dependent Jitter (DDJ) packet of TP-PMD A.2, using the test circuit shown in Figure 25–1, the equivalent system time constant, τ , shall be greater than 2.4 µs when calculated using measurement points A and C as shown in Figure 25–2.



Figure 25–2—Type 2 System time constant measurement

Point B is the point of maximum baseline wander droop, and is the zero point for the vertical axis. Point A, with MDI voltage V_A , is earlier in time from B, with a magnitude that is 80 % of the MLT-3 upper envelope value. Point C, with MDI voltage V_C , is between A and B, with a magnitude that is 20 % of the MLT-3 upper envelope value. The time between A and C is *T*.

These measurements are to be made for the transmitter pair, observing the differential signal output at the MDI with intervening cable, meeting or exceeding the requirements of 25.4.7, less than 1 m long.

The time constant of the transmitter MDI connected to the test circuit of Figure 25-1 is given by Equation (25-1).

$$\left\{\tau = \frac{T}{\ln\left(\frac{V_{\rm A}}{V_{\rm C}}\right)} = \frac{2L}{R}\right\}_{\rm s}$$
(25-1)

where

τ	is the effective time constant of the transmitter
Т	is the time in seconds from point A to point C as shown in Figure 25–2
$V_{\mathbf{A}}$	is the MDI voltage at point A
$V_{\rm C}$	is the MDI voltage at point C
L	is the open-circuit inductance of the Ethernet isolation transformer for all operating conditions
R	is the 100 Ω termination impedance

25.4.6 Replacement of 8.4.1, "UTP isolation requirements"

A PMD with a MDI that is a PI (see 33.1.3) shall meet the isolation requirements defined in 33.4.1.

A PMD with a MDI that is not a PI shall provide isolation between frame ground and all MDI leads including those not used by the 100BASE-TX PMD.

This electrical isolation shall withstand at least one of the following electrical strength tests.

- a) 1500 V rms at 50 Hz to 60 Hz for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001.
- b) 2250 V dc for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001.
- c) A sequence of ten 2400 V impulses of alternating polarity, applied at intervals of not less than 1 s. The shape of the impulses shall be $1.2/50 \ \mu s$ (1.2 μs virtual front time, 50 μs virtual time of half value), as defined in IEC 60950-1:2001 Annex N.

There shall be no insulation breakdown, as defined in subclause 5.2.2 of IEC 60950-1:2001, during the test. The resistance after the test shall be at least 2 M Ω , measured at 500 V dc.

NOTE—In the case of a PMD with a MDI that is not a PI, these requirements are equivalent to those found in TP-PMD.

25.4.7 Addition to 10.1, "Receiver"

Differential voltage signals generated by a remote transmitter that meets the specifications of Clause 25; passed through a link specified in 25.4.8; and received at the MDI of a 100BASE-TX PMD in a Type 2 or greater Endpoint PSE or a Type 2 or greater PD shall be translated into one of the PMD_UNITDATA.indicate messages with a bit error ratio less than 10^{-9} after link reset completion.

25.4.8 Change to 9.1.9, "Jitter"

The jitter measurement specified in 9.1.9 of TP-PMD may be performed using scrambled IDLEs.

In the LPI mode, jitter shall be measured using scrambled SLEEP code-groups transmitted during the TX_SLEEP state (see Figure 24–8). Total transmit jitter with respect to a continuous unjittered reference shall not exceed 1.4 ns peak-to-peak with the exception that the jitter contributions from the clock transitions

occurring during the TX_QUIET state and the first 5 μ s of the TX_SLEEP state or the first 5 μ s of the IDLE state following a TX_QUIET state are ignored. The jitter measurement time period shall be not less than 100 ms and not greater than 1 s.

25.4.9 Cable plant

The twisted-pair cabling specification of TP-PMD 11.1 is replaced by that specified in this subclause. The term "link segment" used in this subclause refers to a duplex channel of two pairs. Specifications for a link segment apply equally to each of the two pairs of a duplex channel. All implementations of the balanced cabling link shall be compatible at the MDI.

25.4.9.1 Cabling system characteristics

The cabling system used to support a 100BASE-TX duplex channel requires two pairs of Category 5 balanced cabling with a nominal impedance of 100 Ω . The cabling system components (cables, cords, and connectors) used to provide the link segment shall consist of Category 5 components as specified in ANSI/TIA/EIA-568-A:1995 and ISO/IEC 11801:1995 (D).

NOTE—ISO/IEC 11801:2002 provides a specification (D) for media that exceeds the minimum requirements of this standard.

25.4.9.2 Link transmission parameters

The transmission parameters contained in this subclause are specified to ensure that a Category 5 link segment of up to 100 m, will provide a reliable medium. The transmission parameters of the link segment include insertion loss, characteristics impedance, return loss, NEXT loss, and external coupled noise.

25.4.9.2.1 Insertion loss

The insertion loss of the link segment shall be less than,

Insertion_Loss(f) <
$$2.1f^{0.529} + 0.4/f$$
 (dB)

at all frequencies from 1 MHz to 100 MHz. This includes the attenuation of the balanced cabling pairs, including work area and equipment cables plus connector losses within the link segment.

The insertion loss specification shall be met when the link segment is terminated in 100 Ω .

NOTE—The above equation approximates the insertion loss specification at 20°C for discrete frequencies of Category 5 100-meter links specified in ANSI/TIA/EIA-568-A Annex E and in TIA/EIA TSB-67.

25.4.9.2.2 Differential characteristic impedance

The nominal differential characteristic impedance of each link segment, which includes cable cords and connecting hardware, is 100Ω for all frequencies between 1 MHz and 100 MHz.

25.4.9.2.3 Return loss

Each link segment shall meet or exceed the return loss specified in the following equation at all frequencies from 1 MHz to 100 MHz.

	(15		50
Return_Loss(f)	15	(1 - 20 MHz) (1D)	51
	$15 - 10\log_{10}(f/20)$	(20 - 100 MHz) (dB)	52

where *f* is the frequency in MHz. The reference impedance shall be 100 Ω .

25.4.9.2.4 Differential near-end crosstalk (NEXT)

In order to limit the crosstalk at the near end of a duplex channel, the differential pair-to-pair near-end crosstalk (NEXT) loss between the two pairs of a duplex channel shall be at least,

 $27.1 - 16.8 \log_{10} (f/100)$ (dB)

where f is the frequency over the range of 1 MHz to 100 MHz.

NOTE—The above equation approximates the NEXT loss specification at discrete frequencies for Category 5 100-meter links specified in ANSI/TIA/EIA-568-A Annex E and in TIA/EIA TSB-67.

25.4.9.3 Noise environment

The 100BASE-TX noise environment consists of noise from external sources and could impact the objective BER. This noise may consist of sources outside the cabling that couple into the link segment via electric and magnetic fields. In addition noise from adjacent cables, referred to as alien crosstalk, may couple into the link segment. This alien crosstalk is generally present when cables are bound tightly together. To ensure robust operation a 100BASE-TX PHY should operate in the presence of an external noise as specified in 25.4.9.3.1.

25.4.9.3.1 External coupled noise

The differential noise coupled from external sources that is measured at the output of a filter connected to the output of the near end of a disturbed link segment should not exceed 40 mV peak-to-peak. The filter for this measurement is a fifth order Butterworth filter with a 3 dB cutoff at 100 MHz.

25.4.10 Replacement of 11.2, "Crossover function"

Subclause 11.2 of TP-PMD is replaced with the following:

A crossover function compliant with 14.5.2 shall be implemented except that a) the signal names are those used in TP-PMD, and b) the contact assignments for STP are those shown in Table 8-2 of TP-PMD. Note that compliance with 14.5.2 implies a recommendation that crossover (for both UTP and STP) be performed within repeater PHYs.

25.4.11 Change to A.2, "DDJ test pattern for baseline wander measurements"

The length of the test pattern specified in TP-PMD A.2 may be shortened to accommodate feasible 100BASE-X measurements, but shall not be shorter than 3000 code-groups.

NOTE—This pattern is to be applied to the MII. (When applied to the MAC, the nibbles within each byte are to be swapped, e.g., as delivered to the MAC, the test pattern would start, "60 c9 16 ...".)

25.4.12 Change to Annex G, "Stream cipher scrambling function"

An example of a stream cipher scrambling implementation is shown in TP-PMD Annex G. This may be modified to allow synchronization solely on the IDLE sequences between packets.

25.4.13 Change to Annex I, "Common mode cable termination"

The contact assignments shown in TP-PMD Figures I-1 and I-2 shall instead comply with those specified in Table 25–1.

30. Management

30.9 Management for DTE Power via MDI

Editor's note: (to be removed before working group ballot): Clause 30 to be reviewed and updated when Clause 33 and 79 are stable.

30.9.1 PSE managed object class

This subclause formally defines the behaviours for the oPSE managed object class attributes and actions.

30.9.1.1 PSE attributes

30.9.1.1.1 aPSEID

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

The value of aPSEID is assigned so as to uniquely identify a PSE among the subordinate managed objects of the containing object.;

30.9.1.1.2 aPSEAdminState

ATTRIBUTE

APPROPRIATE SYNTAX:

An ENUMERATED VA	ALUE that has one of the following entries:
enabled	PSE functions enabled
disabled	PSE functions disabled

BEHAVIOUR DEFINED AS:

A read-only value that identifies the operational state of the PSE functions. An interface which can provide the PSE functions specified in Clause 33 will be enabled to do so when this attribute has the enumeration "enabled." When this attribute has the enumeration "disabled" the interface will act as it would if it had no PSE function. The operational state of the PSE function can be changed using the acPSEAdminControl action. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the PSE Enable bit specified in 33.5.1.1.5.;

30.9.1.1.3 aPSEPowerPairsControlAbility

ATTRIBUTE APPROPRIATE SYNTAX: BOOLEAN BEHAVIOUR DEFINED AS: Indicates the ability to control which PSE Pinout Alternative (see 33.2.3) is used for PD detection and power. When "true" the PSE Pinout Alternative used can be controlled through the aSectionSESs attribute. When "false" the PSE Pinout Alternative used cannot be controlled.

and power. When "true" the PSE Pinout Alternative used can be controlled through the aSectionSESs attribute. When "false" the PSE Pinout Alternative used cannot be controlled through the aSectionSESs attribute. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the Pair Control Ability bit specified in 33.5.1.2.12;

30.9.1.1.4 aPSEPowerPairs 1 2 3 Change text in section 30.9.1.1.4 as follows: 4 ATTRIBUTE 5 6 APPROPRIATE SYNTAX: 7 An ENUMERATED VALUE that has one of the following entries: 8 signal PSE Pinout Alternative A 9 **PSE** Pinout Alternative B spare 10 both PSE Pinout Alternative A and Alternative B 11 **BEHAVIOUR DEFINED AS:** 12 13 A read-write value that identifies the supported PSE Pinout Alternative specified in 33.2.3. A GET operation returns the PSE Pinout Alternative in use. A SET operation changes the PSE Pinout 14 Alternative used to the indicated value only if the attribute aSectionSESThreshold is "true." If the 15 attribute aSectionSESThreshold is "false" a SET operation has no effect. 16 17 The enumeration "signal" indicates that PSE Pinout Alternative A is used for PD detection and 18 19 power. The enumeration "spare" indicates that PSE Pinout Alternative B is used for PD detection and power. The enumeration "both" indicates that the PSE Pinout uses both Alternative A and 20 Alternative B for detection and power. If a Clause 22 MII or Clause 35 GMII is present, then this 21 will map to the Pair Control bits specified in 33.5.1.1.4.; 22 23 30.9.1.1.5 aPSEPowerDetectionStatus 24 25 **ATTRIBUTE** 26 27 APPROPRIATE SYNTAX: 28 An ENUMERATED VALUE that has one of the following entries: 29 disabled PSE disabled 30 searching PSE searching 31 deliveringPower PSE delivering power 32 test PSE test mode 33 fault PSE fault detected 34 otherFault PSE implementation specific fault detected 35 **BEHAVIOUR DEFINED AS:** 36 A read-only value that indicates the current status of the PD Detection function specified in 33.2.5. 37 38 The enumeration "disabled" indicates that the PSE State diagram (Figure 33–9) is in the state 39 DISABLED. The enumeration "deliveringPower" indicates that the PSE State diagram is in the 40 41 state POWER ON. The enumeration "test" indicates that the PSE State diagram is in the state TEST MODE. The enumeration "fault" indicates that the PSE State diagram is in the state 42 TEST ERROR. The enumeration "otherFault" indicates that the PSE State diagram is in the state 43 IDLE due to the variable error condition = true. The enumeration "searching" indicates the PSE 44 State diagram is in a state other than those listed above. If a Clause 22 MII or Clause 35 GMII is 45 present, then this will map to the PSE Status bits specified in 33.5.1.2.11. 46 47 NOTE—A derivative attribute may wish to apply a delay to the use of the "deliveringPower" enumeration as the PSE 48 state diagram will enter then quickly exit the POWER_ON state if a short-circuit or overcurrent condition is present 49 when power is first applied.; 50 51 30.9.1.1.6 aPSEPowerClassification 52 53 Change text in section 30.9.1.1.6 as follows: 54

3

4

5

6

7

8

9

10

11

12

13

14

15 16 17

18 19

20

21 22

23 24

25 26

27

28

29

30

31

32

33 34

35 36

37 38

39

40

41

42

43

44

45 46

47 48

49 50

51

52

53

54

ATTRIBUTE APPROPRIATE SYNTAX: An ENUMERATED VALUE that has one of the following entries: class0 Class 0 PD class1 Class 1 PD Class 2 PD class2 class3 Class 3 PD class4 Class 4 PD class5 Class 5 PD Class 6 PD class6 <u>class7</u> Class 7 PD class8 Class 8 PD **BEHAVIOUR DEFINED AS:** A read-only value that indicates the PD Class of a detected PD as specified in 33.2.6.1. This value is only valid while a PD is being powered, that is the attribute aLineSESThreshold reporting the enumeration "deliveringPower." If a Clause 22 MII or Clause 35 GMII is present, then this will map to the PD Class bits specified in 33.5.1.2.10.; Editor's note: dual-signature also needs to be addressed here. 30.9.1.1.7 aPSEInvalidSignatureCounter **ATTRIBUTE APPROPRIATE SYNTAX:** Generalized nonresettable counter. This counter has a maximum increment rate of 2 counts per second. **BEHAVIOUR DEFINED AS:** This counter is incremented when the PSE state diagram (Figure 33-9) enters the state SIGNATURE INVALID. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the Invalid Signature bit specified in 33.5.1.2.6.; 30.9.1.1.8 aPSEPowerDeniedCounter ATTRIBUTE APPROPRIATE SYNTAX: Generalized nonresettable counter. This counter has a maximum increment rate of 2 counts per second **BEHAVIOUR DEFINED AS:** This counter is incremented when the PSE state diagram (Figure 33–9) enters the state POWER DENIED. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the Power Denied bit specified in 33.5.1.2.4.; 30.9.1.1.9 aPSEOverLoadCounter **ATTRIBUTE** APPROPRIATE SYNTAX: Generalized nonresettable counter. This counter has a maximum increment rate of 2 counts per second. **BEHAVIOUR DEFINED AS:**

This counter is incremented when the PSE state diagram (Figure 33–9) enters the state ERROR_DELAY_OVER. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the Overload bit specified in 33.5.1.2.8.;

30.9.1.1.10 aPSEShortCounter

ATTRIBUTE

APPROPRIATE SYNTAX:

Generalized nonresettable counter. This counter has a maximum increment rate of 2 counts per second.

BEHAVIOUR DEFINED AS:

This counter is incremented when the PSE state diagram (Figure 33–9) enters the state ERROR_DELAY_SHORT. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the Short Circuit bit specified in 33.5.1.2.7.;

30.9.1.1.11 aPSEMPSAbsentCounter

ATTRIBUTE

APPROPRIATE SYNTAX:

Generalized nonresettable counter. This counter has a maximum increment rate of 2 counts per second.

BEHAVIOUR DEFINED AS:

This counter is incremented when the PSE state diagram (Figure 33–9) transitions directly from the state POWER_ON to the state IDLE due to tmpdo_timer_done being asserted. If a Clause 22 MII or Clause 35 GMII is present, then this will map to the MPS Absent bit specified in 33.5.1.2.9.;

30.9.1.1.12 aPSEActualPower

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

An integer value indicating present (actual) power being supplied by the PSE as measured at the MDI in milliwatts. The behaviour is undefined if the state of aPSEPowerDetectionStatus is anything other than deliveringPower. The sampling frequency and averaging is vendor-defined.;

30.9.1.1.13 aPSEPowerAccuracy

ATTRIBUTE APPROPRIATE SYNTAX: INTEGER	
BEHAVIOUR DEFINED AS: An integer value indicating the accuracy associated with aPSEActualPower in +/- milliwatts.;	
0.9.1.1.14 aPSECumulativeEnergy	

ATTRIBUTE

APPROPRIATE SYNTAX:

Generalized nonresettable counter. The counter has a maximum increment rate of 100000 per

second. 1 2 **BEHAVIOUR DEFINED AS:** 3 A count of the cumulative energy supplied by the PSE as measured at the MDI in millijoules.; 4 30.9.1.2 PSE actions 5 6 30.9.1.2.1 acPSEAdminControl 7 8 9 ACTION 10 APPROPRIATE SYNTAX: 11 Same as aSectionStatus 12 **BEHAVIOUR DEFINED AS:** 13 This action provides a means to alter aSectionStatus.; 14 15 30.9.2 PD managed object class 16 17 This subclause formally defines the behaviours for the oPD managed object class attributes. 18 19 30.9.2.1 PD attributes 20 21 30.9.2.1.1 aPDID 22 23 **ATTRIBUTE** 24 25 **APPROPRIATE SYNTAX:** 26 INTEGER 27 **BEHAVIOUR DEFINED AS:** 28 29 The value of aPDID is assigned so as to uniquely identify a PD Power via MDI classification local system among the subordinate managed objects of the containing object.; 30 31 32 30.10 Layer management for Midspan 33 34 30.10.1 Midspan managed object class 35 36 This subclause formally defines the behaviours for the oMidSpan managed object class, attributes, and 37 notifications. 38 39 30.10.1.1 Midspan attributes 40 41 30.10.1.1.1 aMidSpanID 42 43 **ATTRIBUTE** 44 45 APPROPRIATE SYNTAX: INTEGER 46 47 **BEHAVIOUR DEFINED AS:** 48 The value of aMidSpanID is assigned so as to uniquely identify a Midspan device among the 49 subordinate managed objects of system (systemID and system are defined in ISO/IEC 10165-50 2:1992 [SMI]).; 51 52 53 54

30.10.1.1.2 aMidSpanPSEGroupCapacity

ATTRIBUTE

APPROPRIATE SYNTAX:

INTEGER

BEHAVIOUR DEFINED AS:

The aMidSpanPSEGroupCapacity is the number of PSE groups that can be contained within the Midspan device. Within each managed Midspan device, the PSE groups are uniquely numbered in the range from 1 to aMidSpanPSEGroupCapacity.

Some PSE groups may not be present in a given Midspan instance, in which case the actual number of PSE groups present is less than aMidSpanPSEGroupCapacity. The number of PSE groups present is never greater than aMidSpanPSEGroupCapacity.;

30.10.1.1.3 aMidSpanPSEGroupMap

ATTRIBUTE

APPROPRIATE SYNTAX: BITSTRING

BEHAVIOUR DEFINED AS:

A string of bits which reflects the current configuration of PSE groups that are viewed by PSE group managed objects. The length of the bitstring is "aMidSpanPSEGroupCapacity" bits. The first bit relates to PSE group 1. A "1" in the bitstring indicates presence of the PSE group, "0" represents absence of the PSE group.;

30.10.1.2 Midspan notifications

30.10.1.2.1 nMidSpanPSEGroupMapChange

NOTIFICATION

APPROPRIATE SYNTAX: BITSTRING

BEHAVIOUR DEFINED AS:

This notification is sent when a change occurs in the PSE group structure of a Midspan device. This occurs only when a PSE group is logically removed from or added to a Midspan device. The nMidSpanPSEGroupMapChange notification is not sent when powering up a Midspan device. The value of the notification is the updated value of the aMidSpanPSEGroupMap attribute.;

30.10.2 PSE Group managed object class

This subclause formally defines the behaviours for the oPSEGroup managed object class, attributes, actions, and notifications.

30.10.2.1 PSE Group attributes

30.10.2.1.1 aPSEGroupID

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A value unique within the Midspan device. The value of aPSEGroupID is assigned so as to uniquely identify a PSE group among the subordinate managed objects of the containing object (oMidSpan). This value is never greater than aMidSpanPSEGroupCapacity.;

30.10.2.1.2 aPSECapacity

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

The aPSECapacity is the number of PSEs contained within the PSE group. Valid range is 1–1024. Within each PSE group, the PSEs are uniquely numbered in the range from 1 to aPSECapacity. Some PSEs may not be present in a given PSE group instance, in which case the actual number of PSEs present is less than aPSECapacity. The number of PSEs present is never greater than aPSECapacity.;

30.10.2.1.3 aPSEMap

ATTRIBUTE

APPROPRIATE SYNTAX:

BitString

BEHAVIOUR DEFINED AS:

A string of bits that reflects the current configuration of PSE managed objects within this PSE group. The length of the bitstring is "aPSECapacity" bits. The first bit relates to PSE 1. A "1" in the bitstring indicates presence of the PSE, "0" represents absence of the PSE.;

30.10.2.2 PSE Group notifications

30.10.2.2.1 nPSEMapChange

NOTIFICATION

APPROPRIATE SYNTAX:

BitString

BEHAVIOUR DEFINED AS:

This notification is sent when a change occurs in the PSE structure of a PSE group. This occurs only when a PSE is logically removed from or added to a PSE group. The nPSEMapChange notification is not sent when powering up a Midspan device. The value of the notification is the updated value of the aPSEMap attribute.;

30.12 Layer Management for Link Layer Discovery Protocol (LLDP)

30.12.2 LLDP Local System Group managed object class

30.12.2.1 LLDP Local System Group attributes

30.12.2.1.5 aLldpXdot3LocPowerPortClass

ATTRIBUTE

APPROPRIATE SYNTAX:

I

An ENUMERATED	VALUE that has one of the following entries:	1
pClassPD	PD	3
BEHAVIOUR DEFINED AS	i.	4
A read-only value the	at identifies the port \underline{Cc} lass of the given port associated with the local system.;	5
30.12.2.1.6 aLldpXdot3Loc	PowerMDISupported	7
·····		8
ATTRIBUTE		10
APPROPRIATE SYNTAX: BOOLEAN		11 12
BEHAVIOUR DEFINED AS	c in the second s	13
A read-only Boolean associated with the l	value used to indicate whether the MDI power is supported on the given port ocal system.;	15 16
30.12.2.1.7 aLldpXdot3Loc	PowerMDIEnabled	17
·····		18
ATTRIBUTE		20
APPROPRIATE SYNTAX: BOOLEAN		21 22
BEHAVIOUR DEFINED AS		23
A read-only Boolear associated with the h	value used to identify whether MDI power is enabled on the given port ocal system.;	24 25 26
30.12.2.1.8 aLldpXdot3Loc	PowerPairControlable	27 28
ATTRIBUTE		29 30
APPROPRIATE SYNTAX: BOOLEAN		31 32
BEHAVIOUR DEFINED AS	c in the second s	33
A read-only Boolean (defined in IETF RF the given port associ	value derived from the value of pethPsePortPowerPairsControlAbility object C 3621) and used to indicate whether the pair selection can be controlled on ated with the local system :	35 36
the given port associ	acci with the local system.,	37
30.12.2.1.9 aLldpXdot3Loc	PowerPairs	38 39
ATTRIBUTE		40
APPROPRIATE SYNTAX		41 42
The same as used for	aPSEPowerPairs	43
BEHAVIOUR DEFINED AS	:	44 45
A read-only the value RFC 3621) which is	that contains the value of the pethPsePortPowerPairs object (defined in IETF associated with the given port on the local system.;	46 47
30.12.2.1.10 aLldpXdot3Lo	cPowerClass	48 49
ATTRIBUTE		50
		51
APPROPRIATE SYNTAX: The same as used for	r aPSEPowerClassification	52 53
		54

BEHAVIOUR DEFINED AS:

A read-only the value that contains the value of the pethPsePortPowerClassifications object (defined in IETF RFC 3621) which is associated with the given port on the local system.;

30.12.2.1.14 aLldpXdot3LocPowerType

ATTRIBUTE

APPROPRIATE SYNTAX: BIT STRING [SIZE (2)]

BEHAVIOUR DEFINED AS:

A GET attribute that returns a bit string indicating whether the local system is a PSE or a PD and whether it is Type 1 or Type 2. The first bit indicates Type 1 or Type 2. The second bit indicates PSE or PD. A PSE shall set this bit to indicate a PSE. A PD shall set this bit to indicate a PD.;

30.12.2.1.15 aLldpXdot3LocPowerSource

ATTRIBUTE

APPROPRIATE SYNTAX: BIT STRING [SIZE (2)]

BEHAVIOUR DEFINED AS:

A GET attribute that returns a bit string indicating the power sources of the local system. A PSE indicates whether it is being powered by a primary power source; a backup power source; or unknown. A PD indicates whether it is being powered by a PSE and locally; by a PSE only; or unknown.;

30.12.2.1.16 aLldpXdot3LocPowerPriority

ATTRIBUTE

APPROPRIATE SYNTAX:

An ENUMERATED val	lue list that has the following entries:
low	low priority PD
high	high priority PD
critical	critical priority PD
unknown	priority unknown

BEHAVIOUR DEFINED AS:

A GET attribute that returns the priority of a PD system. For a PSE, this is the priority that the PSE assigns to the PD. For a PD, this is the priority that the PD requests from the PSE. A SET operation changes the priority of the PD system to the indicated value.;

30.12.2.1.17 aLldpXdot3LocPDRequestedPowerValue

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns the PD requested power value. For a PD, it is the power value that the50PD has currently requested from the remote system. PD requested power value is the maximum51input average power the PD ever draws under this power allocation if accepted. For a PSE, it is the52power value that the PSE mirrors back to the remote system. This is the PD requested power value53that was used by the PSE to compute the power it has currently allocated to the remote system. The54
PD requested power value is encoded according to Equation (79–1), where *X* is the decimal value of aLldpXdot3LocPDRequestedPowerValue.;

30.12.2.1.18 aLldpXdot3LocPSEAllocatedPowerValue

ATTRIBUTE

APPROPRIATE SYNTAX:

INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns the PSE allocated power value. For a PSE, it is the power value that the PSE has currently allocated to the remote system. The PSE allocated power value is the maximum input average power that the PSE wants the PD to ever draw under this allocation if it is accepted. For a PD, it is the power value that the PD mirrors back to the remote system. This is the PSE allocated power value that was used by the PD to compute the power that it has currently requested from the remote system. The PSE allocated power value is encoded according to Equation (79–2), where *X* is the decimal value of aLldpXdot3LocPSEAllocatedPowerValue.;

Insert four new managed object classes as shown in 30.12.2.1.18a, 30.12.2.1.18b, 30.12.2.1.18c, 30.12.2.1.18d

30.12.2.1.18a aLldpXdot3LocPDMeasuredVoltageValue

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns PD measured voltage value. For a PD, it is the measured voltage value that the PD has currently measured and sent to the remote system. PD measured voltage value is the voltage measured at its PI. The PD measured voltage value is encoded according to Table 79–6c, where x is the decimal value of aLldpXdot3LocPDMeasuredVoltageValue.

30.12.2.1.18b aLldpXdot3LocPDMeasuredCurrentValue

ATTRIBUTE

APPROPRIATE SYNTAX:

INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns PD measured current value. For a PD, it is the measured current value that the PD has currently measured and sent to the remote system. PD measured current value is the current measured at its PI. The PD measured current value is encoded according to Table 79–6c, where x is the decimal value of aLldpXdot3LocPDMeasuredCurrentValue.

30.12.2.1.18c aLldpXdot3LocPSEMeasuredVoltageValue

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns PSE measured voltage value. For a PSE, it is the measured voltage value that the PSE has currently measured and sent to the remote system. PSE measured voltage

value is the voltage measured at its PI. The PSE measured voltage value is encoded according to Table 79–6d, where x is the decimal value of aLldpXdot3LocPSEMeasuredVoltageValue.

30.12.2.1.18d aLldpXdot3LocPSEMeasuredCurrentValue

ATTRIBUTE

APPROPRIATE SYNTAX:

INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns PSE measured current value. For a PSE, it is the measured current value that the PSE has currently measured and sent to the remote system. PSE measured current value is the current measured at its PI. The PSE measured current value is encoded according to Table 79–6d, where x is the decimal value of aLldpXdot3LocPSEMeasuredCurrentValue.

30.12.2.1.21 aLldpXdot3LocReducedOperationPowerValue

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns the reduced operation power value. For a PD, it is a power value that is lower than the currently requested power value. This reduced operation power value represents a power state in which the PD could continue to operate, but with less functionality than at the current PD requested power value. The PSE could optionally use this information in the event that the PSE subsequently requests a lower PD power value than the PD requested power value. For a PSE, it is a power value that the PSE could ask the PD to move to if the PSE wants the PD to move to a lower power state. The definition and encoding of PD requested power value is the same as described in aLldpXdot3LocPDRequestedPowerValue (30.12.2.1.17). The default value for this field is the hexadecimal value FFFF.;

30.12.3 LLDP Remote System Group managed object class

This subclause formally defines the behaviours for the oLldpXdot3RemSystemsGroup managed object class attributes.

30.12.3.1.5 aLldpXdot3RemPowerPortClass

ATTRIBUTE		40
APPROPRIATE SVNTAY		41
An FNUMERATED V	VALUE that has one of the following entries:	42
nClassPSE	PSF	43
pClassPD		44
pClassi D	1 D	45
BEHAVIOUR DEFINED AS:		46
A read-only value that	identifies the port <u>C</u> elass of the given port associated with the remote	47
system.;		48
-		49
30.12.3.1.6 aLldpXdot3RemF	PowerMDISupported	50
-		51
ATTRIBUTE		52
		53
ΑΡΡΚΟΡΚΙΑΤΕ SYNTAX:		

3

4

5 6

7 8

9

BOOLEAN

BEHAVIOUR DEFINED AS: A read-only Boolean value used to indicate whether the MDI power is supported on the given port associated with the remote system.; 30.12.3.1.7 aLldpXdot3RemPowerMDIEnabled ATTRIBUTE APPROPRIATE SYNTAX: 10 BOOLEAN 11 12 **BEHAVIOUR DEFINED AS:** 13 A read-only Boolean value used to identify whether MDI power is enabled on the given port 14 associated with the remote system .; 15 16 30.12.3.1.8 aLldpXdot3RemPowerPairControlable 17 18 **ATTRIBUTE** 19 **APPROPRIATE SYNTAX:** 20 BOOLEAN 21 22 **BEHAVIOUR DEFINED AS:** 23 A read-only Boolean value is derived from the value of pethPsePortPowerPairsControlAbility 24 object (defined in IETF RFC 3621) and is used to indicate whether the pair selection can be 25 controlled on the given port associated with the remote system.; 26 27 30.12.3.1.9 aLldpXdot3RemPowerPairs 28 29 **ATTRIBUTE** 30 **APPROPRIATE SYNTAX:** 31 The same as used for aPSEPowerPairs 32 33 **BEHAVIOUR DEFINED AS:** 34 A read-only the value that contains the value of the pethPsePortPowerPairs object (defined in IETF 35 RFC 3621) which is associated with the given port on the remote system.; 36 37 30.12.3.1.10 aLldpXdot3RemPowerClass 38 39 **ATTRIBUTE** 40 APPROPRIATE SYNTAX: 41 The same as used for aPSEPowerClassification 42 43 **BEHAVIOUR DEFINED AS:** 44 A read-only the value that contains the value of the pethPsePortPowerClassifications object 45 (defined in IETF RFC 3621) which is associated with the given port on the remote system.; 46 47 30.12.3.1.14 aLldpXdot3RemPowerType 48 49 **ATTRIBUTE** 50 APPROPRIATE SYNTAX: 51 52 BIT STRING [SIZE (2)] 53 **BEHAVIOUR DEFINED AS:** 54

A GET attribute that returns a bit string indicating whether the remote system is a PSE or a PD and whether it is Type 1 or Type 2. The first bit indicates Type 1 or Type 2. The second bit indicates PSE or PD.;

30.12.3.1.15 aLldpXdot3RemPowerSource

ATTRIBUTE

APPROPRIATE SYNTAX: BIT STRING [SIZE (2)]

BEHAVIOUR DEFINED AS:

A GET attribute that returns a bit string indicating the power sources of the remote system. When the remote system is a PSE, it indicates whether it is being powered by a primary power source; a backup power source; or unknown. When the remote system is a PD, it indicates whether it is being powered by a PSE and locally; locally only; by a PSE only; or unknown.;

30.12.3.1.16 aLldpXdot3RemPowerPriority

ATTRIBUTE

APPROPRIATE SYNTAX:

lue list that has the following entries:
low priority PD
high priority PD
critical priority PD
priority unknown

BEHAVIOUR DEFINED AS:

A GET operation returns the priority of the PD system received from the remote system. For a PSE, this is the priority that the remote system requests from the PSE. For a PD, this is the priority that the remote system has assigned to the PD.;

30.12.3.1.17 aLldpXdot3RemPDRequestedPowerValue

ATTRIBUTE

APPROPRIATE SYNTAX:

INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns the PD requested power value that was used by the remote system to compute the power value that is has currently allocated to the PD. For a PSE, it is the PD requested power value received from the remote system. The definition and encoding of PD requested power value is the same as described in aLldpXdot3LocPDRequestedPowerValue (30.12.2.1.17).;

30.12.3.1.18 aLldpXdot3RemPSEAllocatedPowerValue

ATTRIBUTE

APPROPRIATE SYNTAX: INTEGER

BEHAVIOUR DEFINED AS:

A GET attribute that returns the PSE allocated power value received from the remote system. For a PSE, it is the PSE allocated power value that was used by the remote system to compute the power value that it has currently requested from the PSE. For a PD, it is the PSE allocated power value received from the remote system. The definition and encoding of PSE allocated power value

is the same as described in aLldpXdot3LocPSEAllocatedPowerValue (30.12.2.1.18).;	1
Insert four new remote system group managed object classes as shown in 30.12.3.1.18a, 30.12.3.1.18b, 30.12.3.1.18c, 30.12.3.1.18d	2 3 4
30.12.3.1.18a aLldpXdot3RemPDMeasuredVoltageValue	5
ATTRIBUTE	78
APPROPRIATE SYNTAX: INTEGER	9 10 11
BEHAVIOUR DEFINED AS: A GET attribute that returns PD measured voltage received from the remote system by a PSE. The definition and encoding of PD measured voltage value is the same as described in aLldpXdot3LocPDMeasuredVoltageValue 30.12.2.1.18a.	12 13 14 15
30.12.3.1.18b aLldpXdot3RemPDMeasuredCurrentValue	16
ATTRIBUTE	18 19
APPROPRIATE SYNTAX: INTEGER	20 21 22
BEHAVIOUR DEFINED AS: A GET attribute that returns PD measured current received from the remote system by a PSE. The definition and encoding of PD measured current value is the same as described in aLldpXdot3LocPDMeasuredCurrentValue 30.12.2.1.18b.	23 24 25 26
30.12.3.1.18c aLldpXdot3RemPSEMeasuredVoltageValue	27
ATTRIBUTE	29 30
APPROPRIATE SYNTAX: INTEGER	31 32 33
BEHAVIOUR DEFINED AS: A GET attribute that returns PSE measured voltage received from the remote system by a PD. The definition and encoding of PSE measured voltage value is the same as described in aLldpXdot3LocPSEMeasuredVoltageValue 30.12.2.1.18c.	34 35 36 37
30.12.3.1.18d aLldpXdot3RemPSEMeasuredCurrentValue	38 39
ATTRIBUTE	40 41
APPROPRIATE SYNTAX: INTEGER	42 43 44
BEHAVIOUR DEFINED AS: A GET attribute that returns PSE measured current received from the remote system by a PD. The definition and encoding of PSE measured current value is the same as described in aLldpXdot3LocPSEMeasuredCurrentValue 30.12.2.1.18d.	45 46 47 48 49 50 51 52 53

33. Data Terminal Equipment (DTE) Power via Media Dependent Interface (MDI)

33.1 Overview

Change text in Section 33.1 as follows:

This clause defines the functional and electrical characteristics of two optional power (non-data) entities, a Powered Device (PD) and Power Sourcing Equipment (PSE), for use with the MAU defined in Clause 14 and the PHYs defined in Clause 25, and Clause 40 and Clause 55. These entities allow devices to draw/ supply power using the same generic cabling as is used for data transmission.

This clause uses several terms defined in Clause 1.4.

DTE powering is intended to provide a 10BASE-T, 100BASE-TX, or 100BASE-T, or 10GBASE-T device with a single interface to both the data it requires and the power to process this data. This clause specifies the following:

- a) A power source to add power to the 100 Ω balanced cabling system
- b) The characteristics of a powered device's load on the power source and the structured cabling
- c) A protocol allowing the detection of a device that requests power from a PSE
- d) Methods to classify devices based on their power needs
- e) A method for powered devices and power sourcing equipment to dynamically negotiate and allocate power
- f) A method for scaling supplied power back to the detect level when power is no longer requested or required

The importance of item c) above should not be overlooked. Given the large number of legacy devices (both IEEE 802.3 and other types of devices) that could be connected to a 100 Ω balanced cabling system, and the possible consequences of applying power to such devices, the protocol to distinguish compatible devices and non-compatible devices is important to prevent damage to non-compatible devices.

The detection and powering algorithms are likely to be compromised by cabling that is not point-to-point, resulting in unpredictable performance and possibly damaged equipment.

This clause differentiates between the two ends of the powered portion of the link, defining the PSE and the PD as separate but related devices.

Delete section 33.1.1 and renumber sections:

33.1.1 Objectives

The following are objectives of Power via MDI:

- a) *Power* A PD designed to the standard, and within its range of available power, can obtain both power and data for operation through the MDI and therefore needs no additional connections.
- b) Safety A PSE designed to the standard does not introduce non-SELV (Safety Extra Low Voltage) power into the wiring plant.
- e) Compatibility Clause 33 utilizes the MDIs of 10BASE-T, 100BASE-TX, and 1000BASE-T, without modification. Type 1 operation adds no significant requirements to the cabling. Type 2 operation requires ISO/IEC 11801:1995 Class D or better cabling, and a derating of the cabling 54

maximum ambient operating temperature. The clause does not address the operation of 10GBASE-T. For 10GBASE-T operation, the channel model specified in Clause 55 needs to be met without regard to DTE Power via MDI presence or operation.

d) Simplicity — The powering system described here is no more burdensome on the end users than the requirements of 10BASE-T, 100BASE-TX, or 1000BASE-T.

33.1.2 Compatibility considerations

All implementations of PD and PSE systems shall be compatible at their respective Power Interfaces (PIs) when used in accordance with the restrictions of Clause 33 where appropriate. Designers are free to implement circuitry within the PD and PSE in an application-dependent manner provided that the respective PI specifications are satisfied.

Change text in section 33.1.3 as follows:

33.1.3 Relationship of DTE Power via MDI to the IEEE 802.3 Architecture

DTE Power via MDI comprises an optional non-data entity. As a non-data entity, it does not appear in a depiction of the OSI Reference Model. Figure 33–1 depicts the positioning of DTE Power via MDI in the case of the PD.



Figure 33–1—DTE Power via MDI powered device relationship to the physical interface circuitry and the IEEE 802.3 CSMA/CD LAN model

Figure 33–2 and Figure 33–3 depict the positioning of DTE Power via MDI in the cases of the Endpoint PSE and the Midspan PSE, respectively.



Editor's Note: Editor to consult with staff on duplication of definitions. Waiting for response from staff - note will be removed once response is received.

Change title and text of 33.1.4 as follows:

33.1.4 Type 1 and Type 2 System parameters

A power system <u>consists</u> eonsisting of a single PSE, <u>link segment, and</u> a single PD, <u>and the link section</u> <u>connecting them</u>. <u>defined</u> <u>PSEs and PDs are categorized by Type</u>. The power system as either Type 1, or Type 2 and has certain basic parameters defined according to Table 33–1. These parameters define not only certain performance characteristics of the system, but are also used in calculating the various electrical characteristics of PSEs and PDs as described in 33.2 and 33.3.

Replace Table 33-1 as follows:

System Power Limit (Maximum PSE Class ¹)	Nominal Highest Current per pair ² (I _{Cable} , A)	Channel pairset maximum DC loop resistance (R _{Ch} , Ω)	Minimum Cabling Type ³
Class 0 to 3	0.350	20.0	Twisted-pair cabling per 14.4 and 14.5 (Class D or Category 5 recommended)
Class 4	0.600	12.5	Class D (ISO/IEC 11801:1995) or Cate- gory 5 (ANSI/EIA/TIA-568-A:1995)
Class 5 and 6	0.600	12.5	Class D (ISO/IEC 11801:2002) or Cate- gory 5e (ANSI/EIA/TIA-568- B.2:2001)
Class 7 and 8 ⁴	0.960	12.5	Class D (ISO/IEC 11801:2002) or Cate- gory 5e (ANSI/EIA/TIA-568- B.2:2001)

Table 33–1—System power parameters Vs maximum PSE Class

¹See Table 33–7, Table 33–7a, and Table 33–7b for a mapping of Class to PSE output power

²In Type 3 and Type 4 operation, the current per pairset will be impacted by pair-to-pair system resistance unbalance. See section 33.2.7.4.1.

³See sections 33.1.4.1 and 33.1.4.2.

⁴For additional information, see TIA TSB-184-A.

 I_{Cable} is the current on one twisted pair in the multi-twisted pair cable. For Type 1 and Type 2 systems, two twisted pairs are required to source I_{Cable} —one carrying (+ I_{Cable}) and one carrying (- I_{Cable}), from the perspective of the PI. All four twisted pairs, connected from PSE PI to PD PI are required to source greater than Class 4 power at the PSE PI - two pairsets each having one twisted pair carrying (+ I_{Cable}) and one twisted pair carrying (- I_{Cable}), from the perspective of the PI. All four twisted pairs each having one twisted pair carrying (+ I_{Cable}) and one twisted pair carrying (- I_{Cable}), from the perspective of the PI.

It should be noted that the cable references use "DC loop resistance," which refers to a single conductor. This clause uses "DC pair loop resistance," which refers to a pair of conductors in parallel. Therefore, R_{Ch} is related to, but not equivalent to, the "DC loop resistance" called out in the cable references.

Change title and text of 33.1.4.1 as follows:

33.1.4.1 Type 2_Cabling requirements

<u>Type 1 power levels may be transmitted over all specified premises cabling that meets the requirements</u> <u>specified in Table 33–1.</u> Type 2 operation requires Class D, or better, cabling as specified in ISO/ IEC 11801:1995, with the additional requirement that channel DC loop resistance shall be 25 Ω or less. These requirements are also met by Category 5e or better cable and components as specified in ANSI/TIA-568-C.2; or Category 5 cable and components as specified in ANSI/TIA/EIA-568-A. <u>Type 3 and Type 4</u> <u>operation requires Class D or better cabling as specified in ISO/IEC 11801:2002</u>. These requirements are also met by Category 5e or better cable and components as specified in ANSI/TIA-568-C.2.

Under worst-case conditions, Type 2, <u>Type 3</u>, and <u>Type 4</u> operation requires a 10 °C reduction in the maximum ambient operating temperature of the cable when all cable pairs are energized at I_{Cable} (see Table 33–1), or a 5 °C reduction in the maximum ambient operating temperature of the cable when half of the cable pairs are energized at I_{Cable}. Additional cable ambient operating temperature guidelines for Type 2, <u>Type 3</u>, and <u>Type 4</u> operation are provided in ISO/IEC TR 29125 [B49]¹ and TIA TSB-184 [B61].

Editor's Note: TIA TR42.7 is updating TSB-184 to TSB-184-A. Change references to TSB-184-A before publication.

Change title and text of Section 33.1.4.2 as follows:

33.1.4.2 Type 1 and Type 2 Channel requirements

Type 1, and Type 2 Operation Link sections for all Types shall comply with the resistance unbalance requirements for twisted pair cabling as specified in ISO/IEC 11801:2002 and ANSI/TIA-568-C.2. Refer to Annex 33A for more information including 4-pair operation channel requirements for pair-to-pair resistance unbalance. Operation for all types requires that the resistance unbalance shall be 3 % or less. Resistance unbalance is a measure of the difference between the two conductors of a twisted pair in the 100 Ω balanced eabling system. Resistance unbalance is defined as in Equation (33–1):

$\int (R_{\text{max}} -$	$-R_{\min}) > 100$	(33.1)
$\int (R_{\max} +$	R_{\min}) $^{100} \int_{\%}$	(55-1)

where

R_{max} R_{min} is the resistance of the channel conductor with the highest resistance is the resistance of the channel conductor with the lowest resistance

33.2 Power sourcing equipment (PSE)

The PSE is the portion of the end station or midspan equipment that provides the power to a single PD. The PSE's main functions are as follows:

- To search the link section for a PD
- To supply power to the detected PD through the link section
- To monitor the power on the link section
- To remove power when no longer requested or required, returning to the searching state

¹The numbers in brackets correspond to those of the bibliography in Annex A.

An unplugged link section is one instance when power is no longer required.

In addition, power classification mechanisms exist to provide the PSE with detailed information regarding the power needs of the PD.

A PSE is electrically specified at the point of the physical connection to the cabling.

Insert a new section 33.2.0a after section 33.2 as follows:

33.2.0a PSE Type Descriptions

PSEs can be categorized as either Type 1, Type 2, Type 3, or Type 4 PSEs. Table 33–1a summarizes the permissible PSE Types along with supported parameters.

PSE Type	Maximum Class Supported	Supports 4- pair power	Low MPS support ¹	Physical Layer Classification	Data Link Layer Classification	Optional Features
Type 1	Class 3	No	No	Optional Single- Event	Optional	
Type 2	Class 4	No	No	Single-Event or Multiple-Event	Optional ²	
Туре 3	Class 3	Optional	Yes	Single-Event ³	Optional	Autoclass
Type 3	Class 4	Optional	Yes	Multiple-Event	Optional	Autoclass
Type 3	Class 6	Yes	Yes	Multiple-Event	Optional	Autoclass
Type 4	Class 8	Yes	Yes	Multiple-Event	Optional	Autoclass

Table 33–1a—Permissible PSE Types

 1 Refer to 33.3.8 for details.

² Mandatory if only Single-Event Physical Layer classification is implemented. Refer to Table 33–8 for valid classification permutations.

³ Single-Event Classification differs between Types. Please refer to Table 33–10 items 11 and 12 for details.

33.2.1 PSE location

Change text of section 33.2.1 as follows:

PSEs may be placed in two locations with respect to the link segment, either coincident with the DTE/ Repeater or midspan. A PSE that is coincident with the DTE/Repeater is an "Endpoint PSE." A PSE that is located within a link segment that is distinctly separate from and between the MDIs is a "Midspan PSE." The requirements of this document shall apply equally to Endpoint and Midspan PSEs unless the requirement contains an explicit statement that it applies to only one implementation. The location of Alternative A and Alternative B Endpoint PSEs and Midspan PSEs are illustrated in Figure 33–4, Figure 33–5, Figure 33–5a, Figure 33–6b, Figure 33–6, and Figure 33–7, Figure 33–7a, and Figure 33–7b.

PSEs can be compatible with 10BASE-T, 100BASE-TX, and/or 1000BASE-T and/or 10GBASE-T. PSEs may support either Alternative A, Alternative B, or both.

Change the title and text of Section 33.2.2 as follows:

33.2.2 Midspan PSE variants Types

There are two several variants types of Midspan PSEs defined.

10BASE-T/100BASE-TX Midspan PSE:

A Midspan PSE that results in a link that can support only 10BASE-T and 100BASE-TX operation (see Figure 33–6). Note that this limitation is due to the presence of the Midspan PSE whether it is supplying power or not.

1000BASE-T Midspan PSE:

A Midspan PSE that results in a link that can support 10BASE-T, 100BASE-TX, and 1000BASE-T operation (see Figure 33–7).

10GBASE-T Midspan PSE:

<u>A Midspan PSE that results in a link that can support 1000BASE-T and 10GBASE-T operation, and optionally support 10BASE-T and 100BASE-TX operation (see Figure 33–7).</u>

NOTE—See 33.4.9.2 for Alternative A Midspan PSEs.

Change title of Figure 33-4 as follows:





Figure 33–4—10BASE-T/100BASE-TX <u>2-Pair</u> Endpoint PSE location overview

Change the Title of Figure 33-5 as follows:



Figure 33–5—1000BASE-T/10GBASE-T 2-Pair Endpoint PSE location overview

Insert two new figures - figure 33-5a and 33-5b as follows:



Figure 33–5a—10BASE-T/100BASE-TX 4-Pair Endpoint PSE location overview



Figure 33–5b—1000BASE-T/10GBASE-T 4-Pair Endpoint PSE location overview

Change title of Figure 33-6 as follows:



Figure 33–6—10BASE-T/100BASE-TX 2-Pair Midspan PSE location overview

Change the title of Figure 33-7 as follows:



Insert Figure 33-7a and Figure 33-7b after Figure 33-4 as follows:



This is an unapproved IEEE Standards draft, subject to change.

Change the text in section 33.2.3 as follows:

33.2.3 PI pin assignments

A PSE device may provide power via one <u>or both</u> of <u>the</u> two valid four-wire connections. In each four-wire connection, the two conductors associated with a pair each carry the same nominal current in both magnitude and polarity. Figure 33–8, in conjunction with Table 33–2, illustrates the valid alternatives.

Conductor	Alternative A (MDI-X)	Alternative A (MDI)	Alternative B <u>(S)</u> (All)	Alternative B(X)
1	Negative V _{PSE}	Positive V _{PSE}		
2	Negative V _{PSE}	Positive V _{PSE}		
3	Positive V _{PSE}	Negative V _{PSE}		
4			Positive V _{PSE}	Negative V _{PSE}
5			Positive V _{PSE}	Negative V _{PSE}
6	Positive V _{PSE}	Negative V _{PSE}		
7			Negative V _{PSE}	Positive V _{PSE}
8			Negative V _{PSE}	Positive V _{PSE}

Table 33–2—PSE Pinout alternatives

Insert new table 33-2a after table 33-2 as follows:

Table 33_2a_	Pormittod	Pinout	altornativos	nor	Tyne
Table 55-2a-	-Permitteu	FIIIOUL	allernalives	per	Type

<u>PSE Type</u>	<u>Alternative A</u> (MDI-X)	<u>Alternative A</u> (MDI)	<u>Alternative B(S)</u>	<u>Alternative B(X)</u>
<u>Type 1 and</u> Type 2	Yes	Yes	Yes	<u>No</u>
Type 3	Yes	Yes	Yes	Yes
Type 4	Yes	No	Yes	No

I

 $\begin{array}{c}
1 \\
2 \\
3 \\
4 \\
5 \\
6 \\
7 \\
8 \\
9 \\
10 \\
11 \\
12 \\
13 \\
14 \\
\end{array}$



Figure 33–8—PD and PSE eight-pin modular jack

For the purposes of data transfer, the type of PSE data port is relevant to the far-end PD, and in some cases, to the cabling system between them. Therefore, Alternative A matches the positive voltage to the transmit pair of the PSE. PSEs that use automatically configuring MDI/MDI X ("Auto MDI X") ports may choose either polarity choice associated with Alternative A configurations. PSEs shall use only the permitted polarity configurations associated with Alternative A or Alternative B listed in Table 33–2a corresponding with their Type. For further information on the placement of MDI vs. MDI-X, see 14.5.2.

<u>Type 1, Type 2 or Type 3 PSEs</u> shall implement Alternative A, Alternative B, or both. <u>Type 3 PSEs</u> providing Class 5 or 6 power levels and Type 4 PSEs shall implement Alternative A and Alternative B. While a PSE may be capable of both Alternative A and Alternative B, <u>Type 1 and Type 2</u> PSEs shall not operate both Alternative A and Alternative B on the same link segment simultaneously. <u>Type 3 and Type 4</u> PSEs may operate simultaneously on both Alternatives, when the requirements of Section 33.2.5.6 are met.

Change text in Section 33.2.4 as follows:

33.2.4 PSE state diagrams

The <u>Type 1 and Type 2 PSEs</u> shall provide the behavior of the state diagrams shown in Figure 33–9, Figure 33–9 continued, and Figure 33–10e. <u>Type 3 and Type 4 PSEs shall provide the behavior of the state diagrams shown in Figure 33–10a to Figure 33–10d and Figure 33–10e.</u>

33.2.4.1 Overview

Change the text in Section 33.2.4.1 as follows:

Connection Check timing requirements are specified in Table 33–3a. Detection timing requirements are specified in Table 33–4. Classification timing requirements are specified in Table 33–10. Autoclass timing requirements are specified in Table 33–10a. Power turn-on timing requirements are specified in Table 33–10a. Power turn-on timing requirements are specified in Table 33–10a.

Detection, classification, and power turn on timing shall meet the specifications in Table 33–4, Table 33–10, and Table 33–11.

If power is to be applied, the PSE turns on power after a valid detection in less than T_{pon} as specified in Table 33–11. If the PSE cannot supply power within T_{pon} , it initiates and successfully completes a new detection cycle before applying power. See 33.2.7.13 for details.

It is possible that two separate PSEs, one that implements Alternative A and one that implements Alternative B (see 33.2.1), may be attached to the same link segment. In such a configuration, and without the required backoff algorithm, the PSEs could prevent each other from ever detecting a PD by interfering with the detection process of the other.

A PSE performing detection using <u>only</u> Alternative B may fail to detect a valid PD detection signature. When this occurs, the PSE <u>shall</u> back off for at least T_{dbo} as specified in Table 33–11 before attempting another detection. During this backoff, the PSE shall not apply a voltage greater than V_{Off} to the PI. See 33.2.5.5 for more information on Alternative B detection backoff requirements.

If a PSE performs performing detection using Alternative B detects an open circuit (see 33.2.5.5 for more information on detection backoff requirements.) on the link section, then that PSE may optionally omit the detection backoff.

If a PSE performing detection using Alternative A detects an invalid signature, it should complete a second detection in less than $T_{dbo} \frac{\text{min}}{\text{min}}$ after the beginning of the first detection attempt. This allows an Alternative A PSE to complete a successful detection cycle prior to an Alternative B PSE present on the same link section that may have caused the invalid signature.

In the Type 3 and Type 4 state diagram, Alternative A and Alternative B are depicted as serving distinct roles during 4-pair operation. In any implementation, the behaviors of the Alternatives may be reversed as long as the roles are established in IDLE and shall be maintained in every other state.

NOTE—A Type 1 PSE performing detection using Alternative A may need to have its DTE powering ability disabled when it is attached to the same link segment as a Type 2 Midspan PSE performing detection using Alternative B. This allows the Midspan PSE to successfully complete a detection cycle.

33.2.4.2 Conventions

The notation used in the state diagrams follows the conventions of state diagrams as described in 21.5.

Change the title and contents of 33.2.4.3, 33.2.4.4, 33.2.4.5, 33.2.4.6, and 33.2.4.7 as follows:

33.2.4.3 Type 1 and Type 2 constants

The PSE state diagrams use the following constants:

PSE_TYPE A constant indicating the <u>Type</u> of the PSE Values:1: Type 1 PSE 2: Type 2 PSE

33.2.4.4 <u>Type 1 and Type 2</u>variables

The PSE state diagrams use the following variables:

class_num_events46A variable indicating the number of classification events performed by the PSE. A variable that is47set in an implementation-dependent manner.48Values:0: PSE does not perform Physical Layer classification.491: PSE performs 1-Event Physical Layer classification.502: PSE performs 2-Event Physical Layer classification.5152

error_condition

A variable indicating the status of implementation-specific fault conditions or optionally other

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53 54

system faults that prevent the PSE from meeting the specifications in Table 33–11 and that require the PSE not to source power. These error conditions are different from those monitored by the state diagrams in Figure 33–10e.

Values:FALSE:No fault indication.

TRUE: A fault indication exists.

I_{Inrush}

Output current during POWER UP (see Table 33–11 and Figure 33–13).

IPort

Output current (see 33.2.7.6).

legacy_powerup

This variable is provided for PSEs that monitor the PI voltage output and use that information to indicate the completion of PD inrush current during POWER_UP operation. Using only the PI voltage information may be insufficient to determine the true end of PD inrush current; use of a fixed T_{Inrush} period is recommended. A variable that is set in an implementation-dependent manner.

Values: TRUE: The PSE supports legacy power up; this value is not recommended.

FALSE: The PSE does not support legacy power up. It is highly recommended that new equipment use this value.

mr mps valid

The PSE monitors either the DC or AC Maintain Power Signature (MPS, see 33.2.9.1). This variable indicates the presence or absence of a valid MPS.

Values:FALSE:If monitoring both components of the MPS, the DC component of MPS is absent or the AC component of MPS is absent. If monitoring only one component of MPS, that component of MPS is absent.

TRUE: If monitoring both components of the MPS, the DC component of MPS and the AC component of MPS are both present. If monitoring only one component of MPS, that component of MPS is present.

mr_pse_alternative

This variable indicates which Pinout Alternative the PSE uses to apply power to the link (see Table 33–2). This variable is provided by a management interface that may be mapped to the PSE Control register Pair Control bits (11.3:2) or other equivalent function.

Values: A: The PSE uses PSE pinout Alternative A.

B: The PSE uses PSE pinout Alternative B.

mr_pse_enable

 \overline{A} control variable that selects PSE operation and test functions. This variables is provided by a management interface that may be mapped to the PSE Control register PSE Enable bits (11.1:0), as described below, or other equivalent functions.

Values:disable: All PSE functions disabled (behavior is as if there was no PSE functionality). This value corresponds to MDIO register bits 11.1:0 = '00'.

enable: Normal PSE operation. This value corresponds to MDIO register bits 11.1:0 = '01'.

force_power: Test mode selected that causes the PSE to apply power to the PI when there are no detected error conditions. This value corresponds to MDIO register bits 11.1:0 = '10'.

option_detect_ted

This variable indicates if detection can be performed by the PSE during the ted_timer interval. Values:FALSE:Do not perform detection during ted_timer interval.

TRUE:Perform detection during ted timer interval.

option vport lim

This optional variable indicates if V_{PSE} is out of the operating range during normal operating state. Values: FALSE: V_{PSE} is within the V_{Port_PSE} operating range as defined in Table 33–11.

TRUE: V_{PSE} is outside of the V_{Port PSE} operating range as defined in Table 33–11.

ovld_detected	1
A variable indicating if the PSE output current has been in an overload condition (see 33.2.7.6) for	2
at least T_{CUT} of a one second sliding time.	3
Values: FALSE: The PSE has not detected an overload condition.	4
TRUE: The PSE has detected an overload condition.	5
pd_dll_power_type	6
A control variable output by the PSE power control state diagram (Figure 33–27) that indicates the	/
<u>Type of PD as advertised through Data Link Layer classification.</u>	8
Values:1: PD is a Type 1 PD (default)	9
2: PD is a Type 2 PD	10
pi_powered	11
A variable that controls the circuitry that the PSE uses to power the PD.	12
Values: FALSE: The PSE is not to apply power to the link (default).	13
TRUE: The PSE has detected a PD, classified it if applicable, and determined the PD is to be	14
powered; or power is being forced on in TEST_MODE.	15
power_applied	10
A variable indicating that the PSE has begun steady state operation by having asserted pi_powered,	1/
completed the ramp up of voltage, is not in a current limiting mode, and is operating beyond the	18
POWER_UP requirements of 33.2.7.5.	19
Values: FALSE: The PSE is either not applying power or has begun applying power but is still in	20
POWER_UP.	21
IRUE: The PSE has begun steady state operation.	22
power_not_available	23
Variable that is asserted in an implementation-dependent manner when the PSE is no longer	24
capable of sourcing sufficient power to support the attached PD. Sufficient power is defined by	25
classification; see 33.2.6.	20
values: FALSE: PSE is capable to continue to source power to a PD.	27
I RUE PSE is no longer capable of sourcing power to a PD.	20
This variable indicates the highest neuron DD Class that could be supported. The value is	30
determined in an implementation specific manner	31
Velues:0: Closs 1	32
$\frac{1}{1} = \frac{1}{1}$	33
1. Class 2 2: Class 0 and Class 2	34
$2. \qquad \text{Class 0 and Class 5}$ $2. \qquad \text{Class 4}$	35
5. Class 4	36
This veriable indicates whether the DSE is conchined of nerforming entional Data Link Lever	37
alogification See 22.6. This variable is provided by a management interface that may be managed	38
to the DSE Control register Data Link Layer Classification Conshility hit (11.5), as described	30
to the PSE Control register Data Link Layer Classification Capability bit (11.5), as described	40
below, of other equivalent functions. A variable that is set in an implementation-dependent	41
manner. Maluage FALSE: The DSE's Data Link Lawar classification conchility is not enabled	42
TRUE: The DSE's Data Link Layer classification capability is analysid.	43
nce dll enabled	44
pse_uii_enabled	45
A variable indicating whether the Data Link Layer classification mechanism is enabled. See 55.0.	46
TRUE Data Link Layer classification is anabled	47
nce ready	48
Use I cauy	49
variable that is asserted in an implementation-dependent manner to probe the link segment.	50
TRUE DSE is ready to probe the link segment	51
r KOE. I SE is ready to prove the link segment.	52
OTE_Care should be taken when negating this variable in a DSE performing detection using Alternative A offer an	53
ivalid signature is detected due to the delay it introduces between detection attempts (see 33.2.4.1).	54
	÷ 1

Copyright © 2014 IEEE. All rights reserved.

60

pse_reset
Controls the resetting of the PSE state diagram. Condition that is TRUE until such time as the power supply for the device that contains the PSE overall state diagrams has reached the operating region. It is also TRUE when implementation-specific reasons require reset of PSE functionality.
Values:FALSE:Do not reset the PSE state diagram.
TRUE:Reset the PSE state diagram.
pse_skips_event2
The PSE can choose to bypass a portion of the classification state flow. A variable that is set in ar implementation-dependent manner.
Values: FALSE: The PSE does not bypass MARK_EV1.
TRUE: The PSE does bypass MARK_EV1.
short_detected
A variable indicating if the PSE output current has been in a short circuit condition for T _{LIM} within
a sliding window (see 33.2.7.7).
Values: FALSE: The PSE has not detected a short circuit condition.
TRUE: The PSE has detected qualified short circuit condition.
temp_var
A temporary variable used to store the value of the state variable mr_pd_class_detected.
PSEs shall meet at least one of the allowable variable definition permutations described in Table 33–3.

Change the title of Table 33-3 as follows:

Table 33–3—Allowed Type 1 and Type 2 PSE variable definition permutations

PSE Type	Variables		
	class_num_events	pse_dll_capable	
Type 2	2	FALSE	
	2	TRUE	
	1	TRUE	
Type 1	1	FALSE	
	1	TRUE	
	0	FALSE	
		TRUE	

33.2.4.5 Type 1 and Type 2 timers

All timers operate in the manner described in 14.2.3.2 with the following addition: a timer is reset and stops counting upon entering a state where "stop x_timer" is asserted.

tcle1_timer

A timer used to limit the first classification event time in 2-Event classification; see T_{CLE1} in Table 33–10.

tcle2_timer

A timer used to limit the second classification event time in 2-Event classification; see T_{CLE2} in Table 33–10.

A timer used		
	to regulate b	backoff upon detection of an invalid signature; see 1 _{dbo} in Table 33–11.
let_timer		
A timer used	to limit an a	ttempt to detect a PD; see T _{det} in Table 33–11.
d timer		
A timer used	to regulate a	a subsequent attempt to power a PD after an error condition causes power
removal, see	ed in raule	55-11. The default state of this timer is ted_timer_done.
arusn_umer	to monitor t	he direction of the investigate age T in Table 22, 11
A timer used	to monitor t	ne duration of the infusit event, see 1 _{Inrush} in Table 55–11.
nel_timer	4	Greet morely account times in 2 Except along if actions and T in Table 22, 10
A timer used	to limit the	first mark event time in 2-Event classification, see T_{ME1} in Table 33–10.
ne2_timer	1 4 . 1	the second much second time in 2 Front classifications are T
A timer used	a to limit	the second mark event time in 2-Event classification; see I_{ME2} in
Table 33–10.		
npdo_timer		$h_{\rm eff}$ is $T_{\rm eff}$ in $T_{\rm eff}$ in $T_{\rm eff}$ in $T_{\rm eff}$
A umer used	to monitor t	ne dropout of the MPS; see 1 _{MPDO} in Table 33–11.
ac_timer	An Ilian ta at	alassification times and T in Table 22, 10
A timer used	to limit the	classification time; see 1 _{pdc} in Table 33–10.
<i>.</i> :		
_timer	a time of	enventum envices T in Table 22, 11
iner used to limit th	ie unie for p	ower turn-on, see 1 _{pon} in rable 55–11.
A 6 Type 1 and	Type 2 fur	actions
o classification		
- This function	returns the	following variables:
This function	returns the	following variables:
This function	returns the	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE
This function pd_requested that measures	_power: This a Class 4 si	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6.
This function pd_requested that measures Values:	returns the _power: This a Class 4 si 0:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1
This function pd_requested that measures Values:	power: This a Class 4 si 0: 1:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2
This function pd_requested that measures Values:	power: This a Class 4 si 0: 1: 2:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3
This function pd_requested that measures Values:	_power: This a Class 4 si 0: 1: 2: 3:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4
This function pd_requested that measures Values:	power: This a Class 4 st 0: 1: 2: 3:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4
This function pd_requested that measures Values: mr_pd_class_	returns the _power: This a Class 4 si 0: 1: 2: 3: detected: T	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 an	_power: This a Class 4 si 0: 1: 2: 3: _detected: T nd 33.2.6.	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values:	_power: This a Class 4 si 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 he class of the PD associated with the PD classification signature; see Class 0 Class 1
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 an Values:	returns the _power: This a Class 4 st 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1: 2:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 The class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values:	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 2 Class 2
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 an Values:	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 3 Class 4
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values:	returns the _power: This a Class 4 si 0: 1: 2: 3: detected: T nd 33.2.6. 0: 1: 2: 3: 4:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 he class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 4
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 an Values:	returns the _power: This a Class 4 st 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1: 2: 3: 4:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 The class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 3 Class 4
This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: 	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 The class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 3 Class 4 following variables:
This function pd_requested that measures Values: Table 33–7 ar Values: D_detection This function	returns the _power: This a Class 4 si 0: 1: 2: 3: detected: T nd 33.2.6. 0: 1: 2: 3: 4:	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 4 following variables:
This function pd_requested that measures Values: Table 33–7 ar Values: D_detection This function signature:	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 4 following variables:
 This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: D_detection This function signature: This varia 	returns the _power: This a Class 4 si 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1: 2: 3: 4: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 he class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 4 following variables: es the presence or absence of a PD.
 This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: b_detection This function signature: This varia Values: 	returns the _power: This a Class 4 si 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1: 2: 3: 4: *	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 2 Class 3 Class 4 following variables: es the presence or absence of a PD. ircuit: The PSE has detected an open circuit. This value is optionally returned by a PSE performing detection using Alternative P
 This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: b_detection This function signature: This varia Values: 	returns the _power: This a Class 4 si 0: 1: 2: 3: _detected: T nd 33.2.6. 0: 1: 2: 3: 4: returns the able indicate open_ci	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 2 Class 3 Class 4 following variables: es the presence or absence of a PD. ircuit: The PSE has detected an open circuit. This value is optionally returned by a PSE performing detection using Alternative B. The PSE has detected a PD requesting power
 This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: 5_detection This function signature: This varia Values: 	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 3 Class 3 Class 4 following variables: es the presence or absence of a PD. ircuit: The PSE has detected an open circuit. This value is optionally returned by a PSE performing detection using Alternative B. The PSE has detected a PD requesting power. Neither open circuit nor valid PD detection signature has been found
 This function pd_requested that measures Values: mr_pd_class_ Table 33–7 ar Values: 5_detection This function signature: This varia Values:	returns the _power: This a Class 4 si 0: 1: 2: 3: 	following variables: is variable indicates the power class requested by the PD. A Type 1 PSE ignature assigns that PD to Class 0. See 33.2.6. Class 1 Class 2 Class 0 or Class 3 Class 4 the class of the PD associated with the PD classification signature; see Class 0 Class 1 Class 2 Class 2 Class 3 Class 3 Class 4 following variables: es the presence or absence of a PD. ircuit: The PSE has detected an open circuit. This value is optionally returned by a PSE performing detection using Alternative B. The PSE has detected a PD requesting power. Neither open_circuit, nor valid PD detection signature has been found.

mr_valid_signature:

This variable indicates that the PSE has detected a valid signature.Values:FALSE:No valid signature detected.TRUE:Valid signature detected.

do_mark

This function produces the classification mark event voltage. This function does not return any variables.

set_parameter_type

This function is used by a Type 2 PSE to evaluate the <u>Type</u> of PD connected to the link based on Physical Layer classification or Data Link Layer classification results. The PSE's PI electrical requirements defined in Table 33–11 are set to values corresponding to either a Type 1 or Type 2 PSE. This function returns the following variable:

parameter_type: A variable used by a Type 2 PSE to pick between Type 1 and Type 2 PI electrical requirement parameter values defined in Table 33–11.

Values:	1:	Type 1 PSE parameter values (default)
	2:	Type 2 PSE parameter values

When a Type 2 PSE powers a Type 2 PD, the PSE may choose to assign a value of '1' to parameter_type if mutual identification is not complete (see 33.2.6) and shall assign a value of '2' to parameter_type if mutual identification is complete.

When a Type 2 PSE powers a Type 1 PD, the PSE shall meet the PI electrical requirements of a Type 1 PSE, but may choose to meet the electrical requirements of a Type 2 PSE for I_{Con} , I_{LIM} , T_{LIM} , and P_{Type} (see Table 33–11).

Change the title of Figure 33–9 as follows:



Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.





Copyright © 2014 IEEE. All rights reserved.

I

Change title of Figure 33-10 as follows:



Figure 33–10—PSE monitor inrush and monitor MPS state diagrams

Insert new sections 33.2.4.8, 33.2.4.9, 33.2.4.10, 33.2.4.11, and 33.2.4.12 as follows:

33.2.4.8 Type 3 and Type 4 constants

The PSE state diagrams use the following constants:

CC_DET_SEQ

A constant indicating the sequence in which the PSE performs connection check and detection. Values:

0: Connection Check is followed by staggered detection for a single-signature PD and parallel detection for a dual-signature PD.

1: Detection on a pairset is followed by connection check and then detection on the other pairset for a single-signature PD and both pairsets for a dual-signature PD.

- 2: Connection check and detection on both pairsets are performed within a single T_{det} window.
- 3: Connection check is followed by staggered detection.

33.2.4.9 Type 3 and Type 4 variables

alt_done_pri

A variable used to coordinate the main single-signature state diagram with the pseudo-independent dual-signature state diagram for the Primary Alternative. Values:

FALSE: The pseudo-independent state diagram is not ready to return to global IDLE within the single-signature state diagram.

TRUE: The pseudo-independent state diagram is ready to return to global IDLE within the single-signature state diagram.

alt done see	
A variable used to coordinate the main single-signature state diagram with the pseudo-independent	
dual-signature state diagram for the Secondary Alternative.	
Values:	
FALSE: The pseudo-independent state diagram is not ready to return to global IDLE within the	
single-signature state diagram.	
TRUE: The pseudo-independent state diagram is ready to return to global IDLE within the sin-	
gle-signature state diagram.	
alt_pri	
A variable used to select which Alternative assumes the role of Primary in the state diagram. Values:	
a: Alternative A is assigned Primary, and Alternative B is assigned Secondary.	
b: Alternative B is assigned Primary, and Alternative A is assigned Secondary.	
alt_pri_pwrd	
A variable that controls the circuitry that the PSE uses to power the PD over the Alternative that	
has been assigned as Primary.	
Values:	
FALSE: The PSE is not to apply power to the Primary Alternative.	
TRUE: The PSE has detected, classified, and will power a PD on the Primary Alternative; or	
power is being forced on the Primary Alternative in TEST_MODE.	
alt_sec_pwrd	
A variable that controls the circuitry that the PSE uses to power the PD over the Alternative that	
has been assigned as Secondary.	
Values:	
FALSE: The PSE is not to apply power to the Secondary Alternative.	
TRUE: The PSE has detected, classified, and will power a PD on the Secondary Alternative; or	
power is being forced on the Secondary Alternative in TEST_MODE.	
class_num_events	
A variable indicating the maximum number of classification events performed by the PSE. A vari-	
able that is set in an implementation-dependent manner.	
Values:	
0: PSE does not perform Physical Layer classification.	
1: PSE performs Single-Event Physical Layer classification or Multiple-Event Physical Layer	
classification with a maximum of 1 class event.	
2: PSE performs Multiple-Event Physical Layer classification with a maximum of 2 class	
events.	
4: PSE performs Multiple-Event Physical Layer classification with a maximum of 4 class	
events.	
5: PSE performs Multiple-Event Physical Layer classification with a maximum of 5 class	
events.	
let_start_pri	
A variable that indicates to the Secondary Alternative that the Primary Alternative is between START_DETECT and POWER_UP.	
Values:	
FALSE: The Primary Alternative is not between START_DETECT and POWER_UP. TRUE: The Primary Alternative is between START_DETECT and POWER_UP.	
let_start_sec	
A variable that indicates to the Primary Alternative that the Secondary Alternative is between	
START_DETECT and POWER_UP.	
Values:	
FALSE: The Secondary Alternative is not between START_DETECT and POWER_UP.	
TRUE: The Secondary Alternative is between START_DETECT and POWER_UP.	
det_temp	

A temporary variable that indicates whether a 4-pair PSE has completed detection on only one alternative.

Values:

- 0: The PSE has not completed a detection on only one Alternative.
- 1: The PSE has completed a detection on only one Alternative.

dll_4PID

A variable that indicates whether the PSE and PD have negotiated 2-pair or 4-pair power. Values:

0: 2-pair power negotiated.

1: 4-pair power negotiated.

error_condition

A variable indicating the status of implementation-specific fault conditions or optionally other system faults that prevent the PSE from meeting the specifications in Table 33–11 and that require the PSE not to source power. These error conditions are different from those monitored by the state diagrams in Figure 33–10e.

Values:

FALSE: No fault indication.

TRUE: A fault indication exists.

I_{Inrush-2P}

Output current per pairset during POWER_UP (see Table 33-11 and Figure 33-13).

I_{Port-2P-pri}

Total output current sourced by Primary Alternative (see 33.2.7.6).

I_{Port-2P-sec}

Total output current sourced by Secondary Alternative (see 33.2.7.6).

Editor's note (remove D1.6): Variables I_{Port}, I_{Port-2P}, and I_{Port-2P-other} are not present in the current variable list. Section 33.2.7 depends on these. To be resolved.

mr_force_pwr_pri

This variable indicates if the Primary Alternative is to apply power to the link while in TEST_MODE (see Table 33–2). This variable is provided by a management interface that may be mapped to the PSE Control register Pair Control bit (11.6) or other equivalent function. Values:

FALSE: The Primary Alternative is not powered.

TRUE: The Primary Alternative is powered.

 $mr_force_pwr_sec$

This variable indicates if the Secondary Alternative is to apply power to the link while in TEST_MODE (see Table 33–2). This variable is provided by a management interface that may be mapped to the PSE Control register Pair Control bit (11.7) or other equivalent function. Values:

FALSE: The Secondary Alternative is not powered.

TRUE: The Secondary Alternative is powered.

mr_mps_valid

The PSE monitors the Maintain Power Signature (MPS, see 33.2.9.1). This variable indicates the presence or absence of a valid MPS.

Values:

FALSE: MPS is absent.

TRUE: MPS is present.

mr_mps_valid_pri

The PSE monitors the Maintain Power Signature (MPS, see 33.2.9.1) on the Primary Alternative. This variable indicates the presence or absence of a valid MPS. Values:

FALSE: MPS is absent.

1

TRUE: MPS is present.	1			
mr_mps_valid_sec				
The PSE monitors the Maintain Power Signature (MPS, see 33.2.9.1) on the Secondary Alterna-				
tive. This variable indicates the presence or absence of a valid MPS.	4			
Values:	5			
FALSE: MPS is absent.	6			
IRUE: MPS is present.	/			
mr_pse_alternative	8			
Inis variable indicates which Pinout Alternative the PSE uses to apply power to the link (see Table 22, 2). This series has a management interface that may be managed to the DSE Con	9			
55-2). This variable is provided by a management interface that may be mapped to the PSE Con-	10			
Volues:	11			
values.	12			
a. The PSE uses PSE pinout Alternative R.	13			
both: The PSE uses both Δ lternative Δ and Δ lternative B	14			
mr nse enable	15			
A control variable that selects PSE operation and test functions. This variables is provided by a	10			
management interface that may be manned to the PSE Control register PSE Enable hits (11.1.0) as	18			
described below or other equivalent functions	10			
Values:	20			
disable: All PSE functions disabled (behavior is as if there was no PSE functionality). This	21			
value corresponds to MDIO register bits $11.1:0 = '00'$.	22			
enable: Normal PSE operation. This value corresponds to MDIO register bits $11.1:0 = 0.01$.	23			
force power: Test mode selected that causes the PSE to apply power to the PI when there are	24			
no detected error conditions. This value corresponds to MDIO register bits $11.1:0 = 10^{\circ}$.	25			
mr pse ss mode	26			
A variable that controls whether the PSE 2-pair or 4-pair powers a Class 0-4 single-signature-PD.	27			
0: Single-signature PD is 2-pair powered	28			
1: Single-signature PD is 4-pair powered	29			
option_detect_ ted	30			
This variable indicates if detection can be performed by the PSE during the ted_timer interval.	31			
Values:	32			
FALSE: Do not perform detection during ted_timer interval.	33			
TRUE: Perform detection during ted_timer interval.	34			
option_vport_lim	35			
This optional variable indicates if V _{PSE} is out of the operating range during normal operating state.	36			
Values:	37			
FALSE: V PSE is within the V _{Port_PSE-2P} operating range as defined in Table 33–11.	38			
TRUE: V PSE is outside of the V _{Port PSE-2P} operating range on at least one pairset as defined	39			
in Table 33–11.	40			
pd_4pair_cand	41			
This variable is used by the PSE to indicate that a connected PD is a candidate to receive power on	42			
both Modes. This variable is a function of the results of Detection, Connection Check, and 4PID.	43			
Values:	44			
FALSE: The PD is not a candidate to receive power on both Modes.	43			
TRUE: The PD is a candidate to receive power on both Modes.	40			
pd_dll_power_type	47			
A control variable output by the PSE power control state diagram (Figure 33–27) that indicates the	40			
Type of PD as advertised through Data Link Layer classification.	50			
Values:	51			
1: PD is a Type 1 PD (default)	52			
2: PD is a Type 2 PD	53			
3: PD is a Type 3 PD	54			

3 4 5

6

7

8 9

4: PD is a Type 4 PD Editor's Note: Mutual identification will require a variable pd_power_type similar to pd_dll_power_ type. pism A variable used by the single-signature state machine to kick off the pseudo-independent dual-signature state machines. Values: FALSE: Single-signature state machine has control of the Alternatives. TRUE: Single-signature state machine has passed control of the Alternatives to the pseudo-10 independent dual-signature state machines. 11 12 power not available Variable that is asserted in an implementation -de pendent manner when the PSE is no longer capa-13 ble of sourcing sufficient power to support the attached PD. Sufficient power is defined by classifi-14 cation; see 33.2.6. 15 Values: 16 17 FALSE: PSE is capable to continue to source power to a PD. TRUE: PSE is no longer capable of sourcing power to a PD. 18 19 power not available pri Variable that is asserted in an implementation-dependent manner when the PSE is no longer capa-20 21 ble of sourcing sufficient power on the Primary Alternative to support the attached PD. Sufficient 22 power is defined by classification; see 33.2.6. 23 Values: FALSE: PSE is capable to continue to source power to a PD. 24 25 TRUE: PSE is no longer capable of sourcing power to a PD. 26 power not available sec 27 Variable that is asserted in an implementation-dependent manner when the PSE is no longer capable of sourcing sufficient power on the Secondary Alternative to support the attached PD. Suffi-28 29 cient power is defined by classification; see 33.2.6. Values: 30 FALSE: PSE is capable to continue to source power to a PD. 31 32 TRUE: PSE is no longer capable of sourcing power to a PD. pse avail pwr 33 This variable indicates the highest power PD Class that could be supported. The value is deter-34 mined in an implementation-specific manner. 35 Values: 36 1: Class 1 37 2: Class 2 38 3: Class 0 or 3 39 4: Class 4 40 5: Class 5 41 6: Class 6 42 7: Class 7 43 8: Class 8 44 45 pse avail pwr pri This variable indicates the highest power PD Class that could be supported on the Primary Alterna-46 47 tive. The value is determined in an implementation-specific manner. Values: 48 1: Class 1 49 2. Class 2 50 3: Class 0 or Class 3 51 52 4: Class 4 5: Class 5 53 pse avail pwr sec 54

This variable indicates the highest power PD Class that could be supported on the Secondary 1 2 Alternative. The value is determined in an implementation-specific manner. 3 Values: 4 1: Class 1 5 2: Class 2 3: Class 0 or Class 3 6 7 4: Class 4 5: Class 5 8 9 pse dll capable This variable indicates whether the PSE is capable of performing optional Data Link Layer classi-10 fication. See 33.6 for a description of Data Link Layer functionality. This variable is provided by a 11 management interface that may be mapped to the PSE Control register Data Link Layer Classifica-12 13 tion Capability bit (11.5), as described below, or other equivalent functions. A variable that is set in an implementation-dependent manner. 14 Values: 15 FALSE: The PSE's Data Link Layer classification capability is not enabled. 16 TRUE: The PSE's Data Link Layer classification capability is enabled. 17 pse dll enabled 18 19 A variable indicating whether the Data Link Layer classification mechanism is enabled. See 33.6. Values: 20 21 FALSE: Data Link Layer classification is not enabled. TRUE: Data Link Layer classification is enabled. 22 23 pse ready 24 Variable that is asserted in an implementation-dependent manner to probe the link segment. Values: 25 26 FALSE: PSE is not ready to probe the link segment. 27 TRUE: PSE is ready to probe the link segment. 28 NOTE—Care should be taken when negating this variable in a PSE performing detection using Alternative A after an 29 invalid signature is detected due to the delay it introduces between detection attempts (see 33.2.4.1). 30 31 pse_reset 32 Controls the resetting of the PSE state diagram. Condition that is TRUE until such time as the 33 power supply for the device that contains the PSE overall state diagrams has reached the operating 34 region. It is also TRUE when implementation-specific reasons require reset of PSE functionality. 35 Values: 36 FALSE: Do not reset the PSE state diagram. 37 TRUE: Reset the PSE state diagram. 38 pwr app pri 39 A variable indicating that the PSE has begun steady state operation on the Primary Alternative by 40 having asserted alt pri pwrd, completed the ramp up of voltage, is not in a current limiting mode, 41 and is operating beyond the POWER UP requirements of 33.2.7.5. 42 Values: 43 FALSE: The PSE is either not applying power or has begun applying power but is still in 44 POWER UP on the Primary Alternative. 45 TRUE: The PSE has begun steady state operation on the Primary Alternative. 46 pwr app sec 47 A variable indicating that the PSE has begun steady state operation on the Secondary Alternative 48 by having asserted alt sec pwrd, completed the ramp up of voltage, is not in a current limiting 49 mode, and is operating beyond the POWER UP requirements of 33.2.7.5. 50 Values: 51 FALSE: The PSE is either not applying power or has begun applying power but is still in 52 POWER UP on the Secondary Alternative. 53 TRUE: The PSE has begun steady state operation on the Secondary Alternative. 54

3

4

5

6 7

8

9

10

11

12 13

14 15

16 17 18

32 33

34 35 36

37 38

39 40

41

42 43

44 45

46

47

48

49

50

51

52

53

54

short_det_pri

A variable indicating if the PSE output current has been in a short circuit condition on the Primary Alternative. Values: FALSE: The PSE has not detected a short circuit condition on the Primary Alternative. TRUE: The PSE has detected a short circuit condition on the Primary Alternative.

short_det_sec

A variable indicating if the PSE output current has been in a short circuit condition on the Secondary Alternative.

Values:

FALSE: The PSE has not detected a short circuit condition on the Secondary Alternative. TRUE: The PSE has detected a short circuit condition on the Secondary Alternative.

temp_var

A temporary variable used to store the value of the state variable mr_pd_class_detected.

PSEs shall meet at least one of the allowable variable definition permutations described in Table 33–3a.

Table 33–3a—Allowed PSE variable definition permutations

PSE Type	class_num_events
Type 4	1, 2, 4, 5
Type 3	1, 2, 4
Type 2	1, 2
Type 1	0, 1

PSEs shall issue no more Class events than the Class they are capable of supporting. For example, this would apply to a PSE that is oversubscribed and in power management mode or a PSE that has a hardware limitation.

itor's Note (remove prior to D2.0): Table 33-3a must be updated to take dual signature int a: when connected to a DS PD_PSEs need to produce 3 events in order to verify Type.

33.2.4.10 Type 3 and Type 4 timers

All timers operate in the manner described in 14.2.3.2 with the following addition: a timer is reset and stops counting upon entering a state where "stop x_timer" is asserted.

Editor's Note: Timers for Autoclass need to be added.

tcc_timer

A timer used to monitor the duration of Connection Check.

tcc2det timer

A timer used to limit the time between Connection Check and Detection when $CC_DET_SEQ = 0$. See Table 33–3a.

tcle2 timer

A timer used to limit the second classification event time in Multiple-Event classification; see T_{CLE2} in Table 33–10.

tcle3_timer
A timer used to limit the third through fifth classification event time in Multiple-Event classification; see T_{CLE3} in Table 33–10.	1 2
tdbo_timer	3
A timer used to regulate backoff upon detection of an invalid signature; see T_{dbo} in Table 33–11.	4
tdet_timer	5
A timer used to limit an attempt to detect a PD; see T _{det} in Table 33–11.	6
tdet_timer_pri	7
A timer used to limit an attempt to detect a PD on the Primary Alternative; see T _{det} in Table 33–11.	8
tdet_timer_sec	9
A timer used to limit an attempt to detect a PD on the Secondary Alternative; see T _{det} in Table 33-	10
11.	12
tdet2det_timer	13
A timer used to limit the time between the completion of a detection on one pairset and the begin-	14
ning of a detection on the other. See Table 33–3a.	15
ted_timer	16
A timer used to regulate a subsequent attempt to power a PD after an error condition causes power	17
removal; see T_{ed} in Table 33–11. The default state of this timer is ted_timer_done.	18
ted_timer_pri	19
A timer used to regulate a subsequent attempt to power a PD after an error condition causes power	20
removal from the Primary Alternative; see T_{ed} in Table 33–11. The default state of this timer is	21
ted_timer_pri_done.	22
ted_timer_sec	23
A timer used to regulate a subsequent attempt to power a PD after an error condition causes power	24
removal from the Secondary Alternative; see I_{ed} in Table 33–11. The default state of this timer is	25
ted_timer_sec_done.	20
tinrush_pri_timer	27
A timer used to monitor the duration of the inrush event on the Primary Alternative; see 1 _{Inrush-2P}	20
In Table $33-11$.	30
tinrusn_sec_time r	31
A timer used to monitor the duration of the inrush event on the Secondary Alternative; see $T_{Inrush-2P}$ in Table 33–11.	32
tlcf_timer	34
A timer used to limit the first classification event time in Multiple-Event classification; see T_{LCF} in	35
Table 33–10.	36
tme1_timer	37
A timer used to limit mark event times for all but the last the first mark event time in during Multi-	38
ple-Event classification; see T_{ME1} in Table 33–10.	39
tme2_timer	40
A timer used to limit the second final mark event time in Multiple-Event classification; see T_{ME2}	41
in Table 33–10.	42
tmpdo_timer	43
A timer used to monitor the dropout of the MPS; see T_{MPDO} in Table 33–11.	44
tmpdo_timer_pri	45
A timer used to monitor the dropout of the MPS on the Primary Alternative; see T _{MPDO} in Table	46
33–11.	47
tmpdo_timer_sec	48
A timer used to monitor the dropout of the MPS on the Secondary Alternative; see T _{MPDO} in Table	49
33–11.	50
tpdc_timer	52
A timer used to limit the classification time; see T_{pdc} in Table 33–10.	53
tpon_timer	54
	51

A timer used to limit the time for power turn-on; see T_{pon} in Table 33–11. 1 2 tpon timer pri 3 A timer used to limit the time on the Primary Alternative for power turn-on; see T_{pon} in Table 33– 4 11. 5 tpon timer sec 6 A timer used to limit the time on the Secondary Alternative for power turn-on; see T_{non} in Table 7 33-11. 8 9 33.2.4.11 Type 3 and Type 4 functions 10 11 do cxn chk 12 This function initiates the Connection Check in as specified in 33.2.5.0a. This function returns the 13 following variable: 14 15 sig type: This variable indicates the Type of PD signature connected to the PI, with respect to 4-16 pair operation. 17 Values: 18 open circ: The PSE has detected an open circuit on both pairsets. 19 single: The PSE has determined there is a single signature PD configuration connected to the 20 PI. 21 dual: The PSE has determined there is a dual-signature PD configuration connected to the PI. 22 23 do classification 24 This function returns the following variables: 25 26 pd cls 4PID: This variable indicates that 4PID has been established. 27 Values: 28 FALSE: PD is not a candidate for 4-pair power. 29 TRUE: PD is a candidate for 4-pair power. 30 31 pd req pwr: This variable indicates the power class requested by the PD. When a PD requests a 32 higher class than a PSE can support, the PSE shall assign the PD Class 3, 4, or 6, whichever is the 33 highest that it can support. See 33.2.6. 34 Values: 35 1: Class 1 36 2: Class 2 37 3: Class 0 or Class 3 38 4: Class 4 39 5: Class 5 (mr pd class detected will have a value of 4 for the first two class events and a 40 value of 0 for any subsequent class events.) 41 (mr pd class detected will have a value of 4 for the first two class events and a 6: Class 6 42 value of 1 for any subsequent class events.) 43 7: Class 7 (mr pd class detected will have a value of 4 for the first two class events and a 44 value of 2 for any subsequent class events.) 45 (mr pd class detected will have a value of 4 for the first two class events and a 8: Class 8 46 value of 3 for any subsequent class events.) 47 48 49 50 mr pd class detected: The PD classification signature seen during a classification event; see Table 33-7 51 and 33.2.6. 52 Values: 53 0: Class 0 54

1: Class 1 1 2: Class 2 2 3: Class 3 3 4 4: Class 4 5: Class 5 5 6: Class 6 6 7 7: Class 7 8: Class 8 8 9 Editor's Note (remove D1.6): Valid classification signatures are 0 through 4, 5 and up don't exist. 10 11 12 do classification pri This function returns the following variables for the Primary Alternative: 13 14 pd cls 4PID pri: This variable indicates that 4PID has been established. 15 Values: 16 17 FALSE: PD is not a candidate for 4-pair power. TRUE: PD is a candidate for 4-pair power. 18 19 pd req pwr pri: This variable indicates the power class requested by the PD. When a PD requests 20 a higher class than a PSE can support, the PSE shall assign the PD Class 3, 4, or 6, whichever is the 21 22 highest that it can support. See 33.2.6. Values: 23 1: Class 1 24 2: Class 2 25 3: Class 0 or Class 3 26 27 4: Class 4 5: Class 5 (mr pd class detected pri will have a value of 4 for the first two class events and a 28 29 value of 0 for any subsequent class events.) 30 ditor's Note: Dual-signature classification still needs to be taken into account here. 31 32 mr pd class detected pri: The PD classification signature seen during a classification event; see Table 33 33-7 and 33.2.6. 34 Values: 35 0: Class 0 36 1: Class 1 37 2: Class 2 38 3: Class 3 39 4: Class 4 40 41 42 do classification sec 43 This function returns the following variables for the Secondary Alternative: 44 pd cls 4PID sec: This variable indicates that 4PID has been established. 45 Values: 46 47 FALSE: PD is not a candidate for 4-pair power. TRUE: PD is a candidate for 4-pair power. 48 49 50 pd req pwr sec: This variable indicates the power class requested by the PD. When a PD requests a higher class than a PSE can support, the PSE shall assign the PD Class 3, 4, or 6, whichever 51 52 is the highest that it can support. See 33.2.6. Values: 53 0: Class 1 54

1: Class 2 1 2: Class 0 or Class 3 2 3: Class 4 3 4 4: Class 5 (mr pd class dete cte d sec will have a value of 4 for the first two class events and 5 a value of 0 for any subsequent class events.) 6 ditor's Note: DS PD classification must be taken into account here. 7 8 9 mr pd class detected sec: The PD classification signature seen during a classification event; see Table 33–7 and 33.2.6. 10 Values: 11 0: Class 012 1: Class 1 13 2: Class 2 14 3: Class 3 15 4: Class 4 16 17 do detect pri 18 19 This function returns the following variables (see 33.2.5): 20 sig_pri: This variable indicates the presence or absence of a valid PD detection signature on the 21 22 Primary Alternative. Values: 23 open circuit: The PSE has detected an open circuit. 24 25 valid: The PSE has detected a PD requesting power. invalid: Neither open circuit nor valid PD detection signature has been found. 26 27 mr valid sig pri: This variable indicates that the PSE has detected a valid signature. 28 29 Values: 30 FALSE: No valid signature detected. TRUE: Valid signature detected. 31 32 33 do detect sec This function returns the following variables (see 33.2.5): 34 35 sig sec: This variable indicates the presence or absence of a valid PD detection signature on the 36 Secondary Alternative. 37 Values: 38 open circuit: The PSE has detected an open circuit. 39 valid: The PSE has detected a PD requesting power. 40 invalid: Neither open circuit nor valid PD detection signature has been found. 41 42 43 mr valid sig sec: This variable indicates that the PSE has detected a valid signature. Values: 44 FALSE: No valid signature detected. 45 TRUE: Valid signature detected. 46 47 48 do mark This function produces the classification mark event voltage. This function does not return any 49 50 variables. 51 52 set parameter type This function is used by a PSE to evaluate the Type of PD connected to the link based on Physical 53 Layer classification or Data Link Layer classification results. The PSE's PI electrical requirements 54

This is an unapproved IEEE Standards draft, subject to change.

defined in Table 33–11 are set to values corresponding to either a Type 1, or Type 2, Type 3, or Type 4 PSE. This function returns the following variable:

parameter_type: A variable used by a PSE to pick between Type 1, and Type 2, Type 3 and Type 4 PI electrical requirement parameter values defined in Table 33–11.

Values:

1: Type 1 PSE parameter values (default)

2: Type 2 PSE parameter values

3: Type 3 PSE parameter values

4: Type 4 PSE parameter values

When a Type 2 PSE powers a Type 2, Type 3 or Type 4 PD, the PSE may choose to assign a value of '1' to parameter_type if mutual identification is not complete (see 33.2.6) and shall assign a value of '2' to parameter_type if mutual identification is complete.

Editor's Note: This paragraph requires further study. => This paragraph is a Type 2 requirement and does not belong here.





Figure 33–10a—Type 3 and Type 4 top level PSE state diagram (continued)

Copyright © 2014 IEEE. All rights reserved.





Figure 33–10b—Type 3 and Type 4 Alternative B dual-signature pseudo-independent PSE state diagram







Figure 33–10c—Type 3 and Type 4 Alternative B dual-signature pseudo-independent PSE state diagram







The PSE shall turn on power only on the same pairs as those used for detection.

Insert new section 33.2.5.0a after section 33.2.5 as follows:

33.2.5.0a Connection check requirements

Type 3 and Type 4 PSEs that will deliver power on both pairsets shall complete a connection check prior to the classification of a PD as specified in 33.2.6. During connection check, the PSE shall determine if both pairsets are connected to a single-signature PD or if the pairsets are connected to a dual-signature PD.

The exact method of the connection check is not specified. During connection check the PSE shall meet the specifications for open circuit voltage and short circuit current in Table 33–4. In addition, only tests that result in a voltage at the PSE PI that is below $V_{valid}(max)$ as specified in Table 33–4 shall be used to determine whether a single-signature PD or dual-signature PD is attached to the two pairsets.

The specification of T_{cc2det} , defined in Table 33–3a, applies to the time between the end of connection check and the beginning of detection on at least one pairset. If the connection check takes place after the beginning of detection, this specification does not apply.

The specification of $T_{det2det}$, defined in Table 33–3a, applies to the time between the end of detection on the first pairset to the beginning of detection on the other pairset when connected to a single-signature-PD.

Item	Parameter	Symbol	Unit	Min	Max	Additional Information
1	Connection check to detection time	T _{cc2det}	S		0.400	Applies only when connection check is performed before the start of detection.
2	Detection to detec- tion time	T _{det2det}	S		0.400	Applies only when connected to a single-signature PD (TBD).
3	Connection check timing	T _{cc}	S	0.2		

Table 33–3b—Connection check timing requirements

The connection check is rerun before applying power if power up fails to meet the timing requirements in both Table 33–3a and 33.2.7.13 or power is absent on both pairsets simultaneously or if the state machine reaches the IDLE state.

If the voltage on either pairset rises above V_{valid} max, (defined in Table 33–4) during connection check, the PSE shall reset the PD by bringing the voltage at the PI below V_{off} max, defined in Table 33–11 before performing classification.

Editor's Note: An informative annex should be considered. Test setup/compliance testing needs to be defined.

33.2.5.1 PSE detection validation circuit

The PSE shall detect the PD by probing via the PSE PI. The PSE shall present a non-valid PD detection signature as defined in Table 33–15 when probed in either polarity by another PSE. An illustrative embodiment of a detection circuit is shown in Figure 33–11.



Figure 33–11—PSE detection source

A functional equivalent of the detection circuit that has no source impedance limitation but restricts the PSE detection circuit to the first quadrant is shown in Figure 33–12.



Figure 33–12—Alternative PSE detection source

In Figure 33–11 and Figure 33–12, the diode D1 presents a non-valid PD detection signature for a reversed voltage PSE to PSE connection.

The open circuit voltage and short circuit current shall meet the specifications in Table 33–4. The PSE shall not be damaged by up to 5 mA backdriven current over the range of V_{oc} as specified in Table 33–4. Output capacitance shall be as specified in Table 33–11.

Change Table 33-4 as follows:

Item	Parameter	Symbol	Unit	Min	Max	Additional information
1	Open circuit voltage	V _{oc}	V		30.0	In detection state only or connection check state
2	Short circuit current	I _{sc}	А		0.005	In detection state only or connection check state
3	Valid test voltage	V _{valid}	V	2.80	10.0	_
4	Voltage difference between test points	ΔV_{test}	V	1.00		
5	Slew rate	V _{slew}	V/µs		0.100	_

Table 33-4-PSE PI per pairset detection state electrical requirements

33.2.5.2 Detection probe requirements

The detection voltage at the PSE PI shall be within the V_{valid} voltage range (as specified in Table 33–4) with a valid PD detection signature connected (as specified in Table 33–14).

In evaluating the presence of a valid PD, the PSE shall make at least two measurements with V_{PSE} values that create at least a ΔV_{test} difference as specified in Table 33–4. An effective resistance is calculated from two voltage/current measurements made during the detection process<u>An effective resistance is calculated from two or more measurements made during the detection process</u>.

The resistance is calculated with Equation (33–2):

$$R = \left\{ \frac{(V_2 - V_1)}{(I_2 - I_1)} \right\}_{\Omega}$$
(33-2)

where

V_1 and V_2	are the first and second voltage measurements made at the PSE PI, respectively
I_1 and I_2	are the first and second current measurements made at the PSE PI, respectively
R	is the effective resistance

Attached PI capacitance may be determined using these measurements and the port RC time-constant charging characteristics.

NOTE—Settling time before voltage or current measurement: the voltage or current measurement should be taken after V_{PSE} has settled to within 1 % of its steady state condition with a valid PD detection signature connected (as specified in Table 33–14).

The PSE shall control the slew rate of the probing detection voltage when switching between detection voltages to be less than V_{slew} as specified in Table 33–4.

33.2.5.3 Detection criteria

Change text in section 33.2.5.3 as follows:

<u>A pairset with all of the characteristics specified in Table 33–5 shall be accepted as a valid PD detection</u> signature by a PSE. PSE shall accept as a valid signature a link section with both of the following characteristics: between the powering pairs with an offset voltage up to V_{os} max and an offset current up to I_{os} max, as specified in Table 33–5:

- a) Signature resistance R_{good}, and
- b) Parallel signature capacitance C_{good}.

Change Table 33-5 as follows:

Table 33–5—Valid PD detection signatu	are electrical characteristics
---------------------------------------	--------------------------------

Item	Parameter	Symbol	Unit	Min	Max	Additional information
1	Accept signature resistance	R _{good}	kΩ	19.0	26.5	_
2	Accept signature capacitance	Cgood	μF		0.150	_
3	Signature offset voltage tolerance	V _{os}	V	0	2.00	_
4	Signature offset current tolerance	I _{os}	μΑ	0	12.0	_

CAUTION

In a multiport system, the implementer should maintain DC isolation through the termination circuitry to eliminate cross-port leakage currents.

33.2.5.4 Rejection criteria

Change first paragraph of 33.2.5.4 as follows:

The PSE shall reject <u>a pairset within</u> a link sections as having an invalid signature, when <u>the pairset</u> those link sections exhibits any of the following characteristics between the powering pairs, as specified in Table 33–6:

- a) Resistance less than or equal to R_{bad} min, or
- b) Resistance greater than or equal to R_{bad} max, or
- c) Capacitance greater than or equal to C_{bad} min.

A PSE may accept or reject a signature resistance in the band between R_{good} min and R_{bad} min, and in the band between R_{good} max and R_{bad} max. A PSE may accept or reject a parallel signature capacitance in the band between C_{good} max and C_{bad} min.

In instances where the resistance and capacitance meet the detection criteria, but one or both of the offsets tolerances are exceeded, the detection behavior of the PSE is undefined.

Item	Parameter	Symbol	Unit	Min	Max	Additional information
1	Reject signature resistance	R _{bad}	kΩ	15.0	33.0	
2	Reject signature capacitance	C _{bad}	μF	10.0		
3	Open circuit resistance	R _{open}	МΩ	0.500		—

Table 33–6—Invalid PD detection signature electrical characteristics

33.2.5.5 Open circuit criteria

If a PSE that is performing detection using Alternative B (see 33.2.3) determines that the impedance at the PI is greater than R_{open} as defined in Table 33–6, it may optionally consider the link to be open circuit and omit the tdbo_timer interval.

Insert new section 33.2.5.6 after section 33.2.5.5 as follows:

33.2.5.6 4PID requirements

Type 3 and Type 4 PSEs shall determine whether an attached PD with Classes 0 to 4 is a candidate to receive power on both pairsets prior to applying power to the second pairset. This determination is referred to as 4PID. 4PID shall be initially (TBD) determined as a logical function of the detection state of both pairsets, the result of connection check as described in 33.2.5.0aa, mutual identification, and the results of other system information. It shall be stored in the variable PD_4pair_cand, defined in 33.2.4.4.

33.2.6 PSE classification of PDs and mutual identification

Change text of Section 33.2.6 as follows:

The ability for the PSE to query the PD in order to determine the power requirements of that PD is called classification. The interrogation and power classification function is intended to establish mutual identification and is intended for use with advanced features such as power management.

Mutual identification is the mechanism that allows a Type 2, <u>Type 3, or Type 4</u> PD to differentiate <u>between</u> Type 1, <u>PSEs from</u> Type 2, <u>Type 3, and Type 4</u> PSEs. Additionally, mutual identification allows Type 2, <u>Type 3 or Type 4</u> PSEs to differentiate between Type 1, and Type 2, <u>Type 3, and Type 4 PDs</u>. PDs or PSEs that do not implement classification will not be able to complete mutual identification and can only perform as Type 1 devices.

There are two forms of classification: Physical Layer classification and Data Link Layer (DLL) classification (DLL).

Physical Layer classification occurs before a PSE supplies power to a PD when the PSE asserts a voltage onto the PI and the PD responds with a current representing a limited number of power classifications. Physical Layer classification occurs before a PSE supplies power to a PD when the PSE asserts a voltage onto one or both pairsets and the PD responds to each class event with a current representing one of a limited number of classification signatures. Based on the response of the PD, the minimum power level at the output of the PSE is P_{Class} as shown in Equation (33–3). P_{Class} applies to the total PD power. Physical Layer classification encompasses two methods, known as 1 Event Single-Event Physical Layer classification (see 33.2.6.1) and 2 <u>Multiple</u>-Event Physical Layer classification (see

The PSE shall provide V_{Class} with a current limitation of I_{Class} LIM₂ as defined in Table 33–10 only for a pairset with a valid detection signature. Polarity shall be the same as defined for V_{Port} PSE-2P in 33.2.3 and timing specifications shall be as defined in Table 33–10.

The minimum power output by the PSE for a particular PD elass Class is defined by Equation (33–3). This equation applies to 2-pair operation, and 4-pair operation when connected to a single-signature PD, or connected to a dual-signature PD that advertised the same class signature on both pairsets. Alternatively, PSE implementations may use $V_{PSE} = V_{Port_PSE-2P}$ min and $R_{Chan} = R_{Ch}$ max when powering using a single pairset, or $R_{Chan} = R_{Ch}/2$ when powering using two pairsets and to arrive at over-margined values as shown in Table 33–7.

$$P_{\text{Class}} = \left\{ V_{\text{PSE}} \times \left(\frac{V_{\text{PSE}} - \sqrt{V_{\text{PSE}}^2 - 4 \times R_{\text{Chan}} \times \mu \times P_{\text{Class}} \text{PD}}}{2 \times R_{\text{Chan}}} \right) \right\}_{\text{W}}$$
(33-3)

where

V _{PSE}	is the voltage at the PSE PI as defined in 1.4.423
<i>R</i> _{Chan}	is the channel DC pair loop resistance
P _{Class PD}	is the PD's power classification (see Table 33-18-Table 33-16a)
<u><u>n</u></u>	n=2 for Type 3 or Type 4 PSEs when connected to a dual-signature PD
	n=1 for all other cases.

Add the following at the end of 33.2.6:

The minimum output power on a pairset for Type 3 and Type 4 PSEs that apply 4-pair power to a dual-signature PD which requests a different class signature on each pairset is defined by Equation 33-3a.

$$P_{\text{Class-2P}} = \left\{ V_{\text{PSE}} \times \left(\frac{V_{\text{PSE}} - \sqrt{V_{\text{PSE}}^2 - 4 \times R_{\text{Chan}} \times P_{\text{Class}} \text{PD}}}{2 \times R_{\text{Chan}}} \right) \right\}_{\text{W}}$$
(33–3a)
where
$$V_{\text{PSE}} \qquad \text{is the voltage at the PSE PI as defined in 1.4.423} \\ R_{\text{Tr}} \qquad \text{is the channel DC loop resistance}}$$

 R_{Chan} is the channel DC loop resistance $P_{\text{Class PD}}$ is the PD's power classification (see Table 33–16a)

If the PD connected to the PSE performs Autoclass (see 33.2.6.3, 33.3.5.3, and Annex 33C), the PSE may set its minimum power output based on $P_{Autoclass}$, the power drawn during Autoclass measurement window, increased by at least the margin P_{ac_margin} calculated from the measured power by Equation (33–3b), in order to account for potential increase in channel resistance due to temperature increase, with a maximum value defined in Table 33–7 of the corresponding PD Class and a minimum of 4.0 Watts. PSEs that have additional information about the actual channel DC resistance or temperature conditions may choose to use a lower Autoclass margin than that defined by Equation (33–3b).

Editor's Note: Section 33.2.6 needs references to Tables 33-7 through 33-7b. Readers are encouraged to

Replace Table 33-7 as follows:

suggest text.

PD Requested Class	Number of PSE Classification Events	Assigned Class	Minimum supported power levels at output of PSE (<i>P</i> _{Class}) ¹
0	1	0	15.4 W
4	1	0	15.4 W ²
1	1	1	4.00 W
2	1	2	7.00 W
3-8	1	3	15.4 W
4-8	2 or 3	4	30.0 W
5	4	5	45.0 W
6-8	4	6	60.0 W
7	5	7	75.0 W
8	5	8	90.0 W

Table 33–7—Physical Layer power classification	s for single-signature PDs (PClass)
--	-------------------------------------

¹This is the minimum required power at the PSE PI calculated using minimum V_{Port_PSE-2P} and maximum R_{chan} . Use Equation (33–3) for other values of V_{Port_PSE-2P} and R_{chan} . For maximum power available to PDs, see Table 33–18. ²Only applies to Type 1 and Type 2 PSEs.

Insert Table 33-7a and Table 33-7b after Table 33-7 as follows:

Table 33–7a—Physical Layer power classification for dual-signature PDs (P_{Class})

PD Requested Class Alt A	PD Requested Class Alt B	Number of PSE Classification Events on Alt A	Number of PSE Classification Events on Alt B	Assigned Class	Minimum supported power levels at output of PSE (P _{Class})
1	1	3	3	2	7.00 W
2	2	3	3	3	15.4 W
3	3	3	3	4	30.0 W
4	4	3	3	6	60.0 W
5	5	3	3	6	60.0 W
5	5	4	4	8	90.0 W

Table 33–7b—Physical Layer power classification for dual-signature PDs (PCLass-2P)

PD Requested Class	Number of PSE Classification Events	Minimum supported power levels at output of PSE (P _{Class-2P})
1	3	4.00 W
2	3	7.00 W
3	3	15.4 W
4-5	3	30.0 W
5	4	45.0 W

Editor's note (remove for D1.6): I added "PD" and "PSE" as in Tables 33-7 and 33-7a even though there was no comment.

Change the text in 33.2.6 as follows:

With Data Link Layer classification, the PSE and PD communicate using the Data Link Layer Protocol (see 33.6) after the data link is established. The Data Link Layer classification has finer power resolution and the ability for the PSE and PD to participate in dynamic power allocation wherein allocated power to the PD may change one or more times during PD operation. <u>Data Link Layer classification takes precedence over</u> Physical Layer classification. The Physical Layer classification of the PD is the maximum power that the PD draws across all output voltages and operational modes.

A PSE shall meet one of the allowable classification <u>configurations</u> permutations listed in Table 33–8.

Replace Table 33-8 with the table shown below:

Type 1 PSE						
Physical Layer	No DLL	DLL				
Multiple-Event	Invalid	Invalid				
Single-Event	Valid	Valid				
None	Valid	Valid				
Type 2 PSE						
Physical Layer	No DLL	DLL				
Multiple-Event	Valid	Valid				
Single-Event	Invalid	Valid				
None	Invalid	Invalid				
	Type 3, Type 4 PSI	£				
Physical Layer	No DLL	DLL				
Multiple-Event	Valid	Valid				
Single-Event	Invalid	Invalid				
None	Invalid	Invalid				

Table 33–8—PSE classification configurations

IEEE Draft P802.3bt/D1.5

30th November 2015

Subsequent to successful detection, a Type 1 PSE may optionally classify a PD using <u>1 EventSingle-Event</u> Physical Layer classification. Valid classification results are Classes <u>from</u> 0 up to <u>, 1, 2, 3</u>, and <u>including</u> 4, as listed in Table 33–7. If a Type 1 PSE does not implement classification, then the Type 1 PSE shall assign all PDs to Class 0. A Type 1 PSE may optionally implement Data Link Layer classification.

Subsequent to successful detection, all Type 2 PSEs perform classification using at least one of the following: <u>2Multiple</u>-Event Physical Layer classification; <u>2Multiple</u>-Event Physical Layer classification and Data Link Layer classification; or <u>1 EventSingle-Event</u> Physical Layer classification and Data Link Layer classification.

Subsequent to successful detection, all Type 3 and Type 4 PSEs perform classification using at least one of the following: Multiple-Event Physical Layer classification; or Multiple-Event Physical Layer classification and Data Link Layer classification. Both pairsets attached to a dual signature PD shall be classified by Type 3 and Type 4 PSEs that will deliver 4 pair power.

If a PSE successfully completes detection of a PD, but the PSE fails to complete classification of a PD, then a Type 1 PSE shall either return to the IDLE state or assign the PD to Class 0; a Type 2. Type 3 or Type 4 PSE shall return to the IDLE state.

When connected to a dual-signature PD, the PSE shall treat the requested power over each pairset independently.

Copyright © 2014 IEEE. All rights reserved.

Change title and text of Section 33.2.6.1 as follows:

33.2.6.1 PSE 1-EventSingle-Event Physical Layer classification

When <u>1-EventSingle-Event</u> Physical Layer classification is implemented, classification consists of the application of V_{Class} and the measurement of I_{Class} in a single classification event <u>SINGLE-EVENT_CLASS</u>—as defined in the state diagram in Figure 33–9.

The PSE shall provide to the PI V_{Class} with a current limitation of I_{Class_LIM}, as defined in Table 33–10. Polarity shall be the same as defined for V_{Port_PSE_2P} in 33.2.3 and timing specifications shall be as defined by T_{pde} in Table 33–10.

The PSE shall measure the resultant I_{Class} and classify the PD based on the observed current according to Table 33–9. All measurements of I_{Class} shall be taken after the minimum relevant class event timing in Table 33–10. This measurement is referenced from the application of V_{Class} min to ignore initial transients.

If the result of the class event is Class 4, a Type 1 PSE shall assign the PD to Class 0; a Type 2 PSE treats the PD as a Type 2 PD but may provide Class 0 power until mutual identification is complete.

If the measured I_{Class} is within the range of I_{Class_LIM} , a Type 1 PSE shall either return to the IDLE state or classify the PD as Class 0; a Type 2, Type 3 or Type 4 PSE shall return to the IDLE state.

Change title and text of Section 33.2.6.2 as follows:

33.2.6.2 PSE <u>2Multiple</u>-Event Physical Layer classification

When <u>2Multiple</u>-Event Physical Layer classification is implemented, classification consists of the application of V_{Class} and the measurement of I_{Class} in a series of classification and mark events— CLASS_EV1 <u>or CLASS_EV1_LCF</u>, MARK_EV1, CLASS_EV2, and MARK_EV2, <u>CLASS_EV3</u>, <u>MARK_EV3</u>, <u>CLASS_EV4</u>, <u>MARK_EV4</u>, <u>CLASS_EV5</u>, and <u>MARK_EV_LAST</u>—as defined in the state diagram in Figure 33–9.

Editor's note: Update Figure reference above when state diagrams are completed.

Type 2 PSEs shall provide a maximum of 2 class and 2 mark events. Type 3 PSEs shall provide a maximum of 4 class and 4 mark events. Type 4 PSEs shall provide a maximum of 5 class and 5 mark events.

The <u>A</u>PSE in the state CLASS_EV1 shall provide to the PI V_{Class} as defined in Table 33–10. The timing specification shall be as defined by T_{CLE1} in Table 33–10. The PSE shall measure I_{Class} and classify the PD based on the observed current according to Table 33–9.

A PSE in the state CLASS_EV1_LCF shall provide to the PI V_{Class} as defined in Table 33–10. The timing specification shall be as defined by T_{LCF} in Table 33–10. The PSE shall measure I_{Class} and classify the PD based on the observed current according to Table 33–9 between 6 ms and 75 ms after transitioning into the state CLASS_EV1_LCF. The PSE may continue to monitor the current past 75 ms. If the PSE did not measure I_{Class} in the range of Class 0 before T_{ACS} min and the PSE measures I_{Class} in the range of Class 0 after T_{ACS} max this indicates the PD will perform Autoclass. (see 33.3.5.3).

When the PSE is in the state MARK_EV1, <u>MARK_EV2</u>, <u>MARK_EV3</u>, <u>or MARK_EV4</u> the PSE shall provide to the PI V_{Mark} as defined in Table 33–10. The timing specification shall be as defined by T_{ME1} in Table 33–10.

When the PSE is in the state CLASS_EV2, the PSE shall provide to the PI V_{Class}, subject to the T_{CLE2} timing specification, as defined in Table 33–10. The PSE shall measure I_{Class} and classify the PD based on the observed current according to Table 33–9.

When the PSE is in the state MARK_EV2, the PSE shall provide to the PI V_{Mark} as defined in Table 33–10. The timing specification shall be as defined by T_{ME1} in Table 33–10.

When the PSE is in the state CLASS_EV3, CLASS_EV4, or CLASS_EV5 the PSE shall provide to the PI VClass, subject to the T_{CLE3} timing specification, as defined in Table 33–10.

In states CLASS_EV1, CLASS_EV2, and CLASS_EV3, the PSE shall measure I_{Class} and classify the PD based on the observed current according to Table 33–9.

<u>When the PSE is in the state MARK_EV_LAST, the PSE shall provide to the PI V_{Mark} as defined in Table 33–10. The timing specification shall be as defined by T_{ME2} in Table 33–10.</u>

The mark event states, MARK_EV1, and MARK_EV2, <u>MARK_EV3</u>, <u>MARK_EV4</u> and <u>MARK_EV_LAST</u> commence when the PI voltage falls below V_{Class} min and end when the PI voltage exceeds V_{Class} min. The V_{Mark} requirement is to be met with load currents in the range of I_{Mark} as defined in Table 33–17.

NOTE—In a properly operating system, the port may or may not discharge to the V_{Mark} range due to the combination of channel and PD capacitance and PD current loading. This is normal and acceptable system operation. For compliance testing, it is necessary to discharge the port in order to observe the V_{Mark} voltage. Discharge can be accomplished with a 2 mA load for 3 ms, after which V_{Mark} can be observed with minimum and maximum load current.

If any measured I_{Class} is equal to or greater than I_{Class_LIM} min as defined in Table 33–10, a Type 2. Type 3 or Type 4 PSE shall return to the IDLE state. The class events shall meet the I_{Class_LIM} current limitation. The mark events shall meet the I_{Mark_LIM} current limitation. The PSE shall limit class event currents to I_{Class_LIM} and shall limit mark event currents to I_{Mark_LIM} .

Editor's note: Cleanup of previous paragraph due to bad readability (strikeouts/underlines). Remove note for D1.5.

All measurements of I_{Class} shall be taken after the minimum relevant class event timing of Table 33–10. This measurement is referenced from the application of V_{Class} min to ignore initial transients.

All class event voltages and mark event voltages shall have the same polarity as defined for V_{Port_PSE-2P} in 33.2.3. The PSE shall complete $2\underline{Multiple}$ -Event Physical Layer classification and transition to the POWER_ON state without allowing the voltage at the PI to go below V_{Mark} min. If the PSE returns to the IDLE state, it shall maintain the PI voltage at V_{Reset} for a period of at least T_{Reset} min before starting a new detection cycle.

Type 3 and Type 4 PSEs, when connected to single signature PDs, shall transition directly from CLASS_EV1_LCF to MARK_EV_LAST if they implement only one class event.

If the result of the first class event is Class 4, the <u>a Type 2 PSE</u> may omit the subsequent mark and class events only if the PSE implements Data Link Layer classification. In this case, a Type 2 PSE treats the PD as a Type 2 PD but may provide Class 0 power until mutual identification is complete.

If the result of the first class event is any of Classes 0, 1, 2, or 3, the <u>a Type 2</u> PSE treats the PD as a Type 1 PD and may omit the subsequent mark and class events and classify the PD according to the result of the first class event. <u>If the result of the first class event is any of Classes 0, 1, 2, or 3, a Type 3 or Type 4 PSE</u> treats a single signature PD as a Type 1 PD and shall omit the subsequent class events, transition directly to MARK_EV_LAST, and classify the PD according to the result of the first class event. If the class signature detected during CLASS_EV1_LCF is 0, a Type 3 or Type 4 PSE treats a dual-signature PD as a Type 1 PD and shall omit the subsequent mark and class events and classify the PD as Class 0.

nixed Type PDs.

When a PD requests a higher <u>Class</u> than a Type 3 or Type 4 PSE can support, <u>the PSE assigns the PD Class</u> 3, 4, or 6, whichever is the highest that it can support.

A Type 3 or Type 4 PSE connected to a single-signature PD shall skip all subsequent class events and transition directly to Mark_EV_LAST if the class signature detected during CLASS_EV3 is 4. A Type 4 PSE shall skip MARK_EV_4 and CLASS_EV5 and transition directly to Mark_EV_LAST if the class signature detected during CLASS_EV4 is 0 or 1. Classification events may appear on one or both pairsets.

<u>A Type 3 or Type 4 PSE connected to a dual-signature PD shall skip all subsequent class events and transition directly to MARK_EV_LAST if the class signature detected during CLASS_EV3 is 0, 1, 2 or 4.</u> See Annex 33D for an overview of Multiple-Event physical layer classification.

Measured I _{Class}	Class signature
0 mA to 5.00 mA	Class signature 0
> 5.00 mA and < 8.00 mA	Either class signature 0 or 1
8.00 mA to 13.0 mA	Class signature 1
> 13.0 mA and < 16.0 mA	Either class signature 1 or 2
16.0 mA to 21.0 mA	Class signature 2
> 21.0 mA and < 25.0 mA	Either class signature 2 or 3
25.0 mA to 31.0 mA	Class signature 3
> 31.0 mA and < 35.0 mA	Either class signature 3 or 4
35.0 mA to 45.0 mA	Class signature 4
> 45.0 mA and < 51.0 mA	Either class signature 4 or invalid class signature

Table 33–9—PD classification

NOTE—A Type 1 PSE may ignore I_{Class} and report Class 0.

Change Table 33-10 as follows:

Item	Parameter	Symbol	Units	Min	Max	Single- or <u>Multiple</u> - Event	Additional information
1	Class event voltage	V _{Class}	v	15.5	20.5	<u> 1Single,</u> 2 <u>Multiple</u>	
2	Class event current limitation	I _{Class_LIM}	Α	0.051	0.100	<u> 1Single,</u> 2 <u>Multiple</u>	
3	Mark event voltage	V _{Mark}	V	7.00	10.0	2Multiple	
4	Mark event current limitation	I _{Mark_LIM}	А	0.005	0.100	2Multiple	
5	1 st class event timing	T _{CLE1}	ms	6.00	30.0	2 <u>Multiple</u>	<u>Applies only to</u> <u>Type 1 or Type 2</u> <u>PSEs</u>
6	1 st m <u>M</u> ark event timing (except last mark event)	T _{ME1}	ms	6.00	12.0	2Multiple	
7	2 nd class event timing	T _{CLE2}	ms	6.00	30.0	2 <u>Multiple</u>	
8	2 nd <u>Last</u> mark event timing	T _{ME2}	ms	6.00		2 <u>Multiple</u>	$\frac{\text{Time from end of}}{\text{detection until}} \\ \frac{\text{power on}}{\text{maximum value}} \\ \text{of } T_{\text{ME2}} \text{ is lim-ited by } T_{\text{pon}}, \text{ as} \\ \text{defined in} \\ 33.2.7.13.$
9	Classification reset voltage	V _{Reset}	v	0	2.80	2Multiple	See section 33.2.6.2
10	Classification reset timing	T _{Reset}	ms	15.0		2Multiple	See section 33.2.6.2
11	4 <u>Single</u> -Event Physical Layer classification timing	T _{pdc}	ms	6.00	75.0	<u> 1Single</u>	
<u>12</u>	Long first class event tim- ing	T _{LCF}	ms	<u>88</u>	<u>105</u>	Multiple	Only applies to Type 3 and Type 4 PSEs. See 33.2.6.2.
<u>13</u>	Third through fifth class event timing	<u>T_{CLE3}</u>	ms	<u>6</u>	20	Multiple	Only applies to Type 3 and Type 4 PSEs. See 33.2.6.2.

Table 33–10—PSE Physical Layer classification electrical requirements

Editor's note: Need to perform thermal analysis on new classification timings/events on both existing and new

PDs.

Insert Section 33.2.6.3 before Section 33.2.7 as follows:

33.2.6.3 Autoclass

Type 3 and Type 4 PSEs may implement an extension of Physical Layer classification known as Autoclass. The purpose of Autoclass is to allow the PSE to determine the actual maximum power draw of the connected PD. See Annex 33C for more information on Autoclass.

If the PSE implements Autoclass and the connected PD performs Autoclass, the PSE shall measure $P_{Autoclass}$. $P_{Autoclass}$ is the power consumption of a connected PD measured throughout the period bounded by T_{AUTO_PSE1} and T_{AUTO_PSE2} , defined in Table 33–10a. T_{AUTO_PSE1} and T_{AUTO_PSE2} timing is referenced from the transition of the POWER_UP or SET_PARAMETERS state to the POWER_ON state. The power consumption shall be defined as the highest average power measured throughout the period bounded by T_{AUTO_PSE1} and T_{AUTO_PSE2} . Average power is calculated using any sliding window with a width in the range of T_{AUTO_Window} as defined in Table 33–10a.

Item	Parameter	Symbol	Units	Min	Max	Additional Information
1	Autoclass power measurement start	T _{AUTO_PSE1}	s	1.4	1.6	Measured from transition to state POWER_ON
2	Autoclass power measurement end	T _{AUTO_PSE2}	S	3.1	3.5	Measured from transition to state POWER_ON
3	Autoclass average power sliding win- dow	T _{AUTO_Win-} dow	S	0.15	0.3	

Table 33–10a—Autoclass electrical requirements

$P_{ac_margin} = $	$0.0014 \times P_{Autoclass}^2 - 0.004 \times P_{Autoclass} + 0.04$ for Type 3 over 2-pair	
	$0.0014 \times P_{Autoclass}^2 - 0.007 \times P_{Autoclass} + 0.05$ for Type 3 over 4-pair	(33–3b)
	$0.0008 \times P_{Autoclass}^2 - 0.004 \times P_{Autoclass} + 0.04$ for Type 4 over 2-pair	
	$0.0014 \times P_{Autoclass}^2 - 0.004 \times P_{Autoclass} + 0.04$ for Type 4 over 4-pair	W

where

Pac_margin

P_{Autoclass}

is minimum margin the PSE adds to the measured power $P_{Autoclass}$ in Watts is the measured power during the Autoclass window between T_{AUTO_PSE2} and T_{AUTO_PSE2}

33.2.7 Power supply output

Change text in section 33.2.7 as follows:

PSE behavior conforms to the state diagrams in Figure 33–9, Figure 33–9 continued, and Figure 33–10e. When the PSE provides power to the PI, it shall conform with Table 33–11. Table 33–11 limits show values that support worst-case operating limits. Table 33–11 limit values support operation under worst-case operating conditions. These ranges may be narrowed when additional information is known and applied in accordance with this specification. Power may be removed from both pairsets any time power is removed from one pairset.

Change Table 33-11 as follows:

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information
1	Output voltage per	V _{Port_PSE}	V	44.0	57.0	1	See 33.2.7.1.
	<u>pairset</u> in the POW- ER_ON state	<u>-2P</u>		50.0		2 <u>. 3</u>	
				<u>52.0</u>		<u>4</u>	
<u>1a</u>	Output Voltage pair- to-pair difference of pairs with the same polarity in the POWER_ON state	<u>V_{Port_PSE}</u> _diff	mV		<u>10</u>	<u>3, 4</u>	Open Load Voltage. Test Setup TBD.
2	Voltage transient below V _{Port_PSE-2P} min	K _{Tran_lo}	%		7.6	2 <u>, 3, 4</u>	See 33.2.7.2.
3	Power feeding ripple an	d noise:					
	<i>f</i> < 500 Hz		V _{pp}		0.500	1, 2 <u>All</u>	See 33.2.7.3.
	500 Hz to 150 kHz				0.200		
	150 kHz to 500 kHz				0.150		
	500 kHz to 1 MHz				0.100		
4	Continuous <u>total</u> out- put current capability in POWER_ON state	I _{Con}	А	P _{Class} / V _{Port_PSE-2P}		1, 2, <u>All</u>	See 33.2.7.4.
<u>4a</u>	Pairset current including	g unbalance e	ffect				
	Class 0-4	<u>I_{Con-2P-}</u>	A	I _{Con}	-	<u>3,4</u>	See 33.2.7.4 and
	Class 5	unb		0.550	-	<u>3,4</u>	<u>33.2./.4.1.</u>
	Class 6			0.682	-	<u>3,4</u>	
	Class 7			0.777	-	<u>4</u>	
	Class 8			0.925	-	<u>4</u>	
5	Output current in POWER_UP state	I _{Inrush}	A	0.400	See- info	All	See 33.2.7.5. Max value- defined by Figure 33–13.

Table 33–11—PSE output PI electrical requirements for all PD Classes, unless otherwise specified

Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

Table 33–11—PSE output PI electrical requirements for all PD Classes,
unless otherwise specified (continued)

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information
5	Output current in POWER_UP state	I _{Inrush}	A	0.400	0.450	All	For Class 0-4 single sig- nature PDs. For dual sig- nature PDs with different elass over each pairset, this requirement applies over each pairset. See 33.2.7.5. See max value definition in Figure 33– 13.
5a	Output current in POWER_UP state	I _{Inrush}	A	0.400	0.900	3, 4	For \geq Class 5 single sig- natures PD. For dual sig- nature PD with the same class per pairset. Total current for both pairsets. See 33.2.7.5. See max value definition in Figure 33–13.
5b	Output current per pairset in POWER_UP state	I _{Inrush-2P}	A	0.150	0.600	3, 4	For \geq Class 5 single sig- natures PD. For dual sig- nature PD with the same elass per pairset. See 33.2.7.5. See max value definition in Figure 33– 13.
5c	Output current in POWER_UP state	I _{Inrush}	A	0.800	0.900	4	For class 7 and 8 PDs. For dual signature PD with the same class per pairset. Total current for both pairsets. See 33.2.7.5. See max value definition in Figure 33– 13.
5d	Output current per pairset in POWER_UP state	I _{Inrush-2P}	A	0.400	0.600	4	For class 7 and 8 For dual signature PD with the same class per pairset. See 33.2.7.5. See max value definition in Figure 33–13.
6	Inrush time <u>per pairset</u>	T _{Inrush-2P}	s	0.050	0.075	1, 2 <u>All</u>	See 33.2.7.5.
7	Overload current <u>per</u> <u>pairset</u> , detection	I _{CUT-2P}	А	P _{Class} / V _{PSE}	I _{LIM-} 2P	1, 2	Optional limit; see 33.2.7.6, Table 33–7.
	Tallge			I <u>Con-2P</u>		<u>3, 4</u>	
8	Overload time limit per pairset	T _{CUT-2P}	S	0.050	0.075	1, 2 <u>All</u>	See 33.2.7.7.

I

I

Table 33–11—PSE output PI electrical requirements for all PD Classes, unless otherwise specified *(continued)*

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information
9	Output current per pairs	<u>et</u> – at short c	ircuit con	dition			
		I _{LIM-2P}	А	0.400	See	1	See 33.2.7.7.
		_		0.684	IIIIO	2	Figure 33–14.
	Class 0-4	_		0.684		3, 4	_
	Class 5	_		<u>0.562</u>		<u>3,4</u>	_
	Class 6			<u>0.702</u>		<u>3, 4</u>	
	Class 7			<u>0.829</u>		<u>4</u>	
	Class 8			<u>0.990</u>		<u>4</u>	
10	Short circuit time limit	T _{LIM-2P}	s	0.050	See	1	See <u>33.2.7.1 and</u> 33.2.7.7.
	per pairset			0.010	into	2 <u>, 3</u>	
				<u>0.006</u>		<u>4</u>	
11	Continuous output power capability in POWER_ON state	P _{Con}	W	P _{Class}		1, 2 <u>All</u>	See 33.2.7.10, Table 33– 7.
12	PSE Type power mini-	P _{Type}	W	<u>15.4</u>	-	<u>1, 3</u>	See 33.1.4, 33.2.7.12a
	mum			30.0		2	-
				75.0	<u>99.9</u>	<u>4</u>	-
13	Power turn on time	T _{pon}	S		0.400	<u>1, 2,</u> <u>All</u>	See 33.2.7.13.
14	Turn on rise time <u>per</u> <u>pairset</u>	T _{Rise}	μs	15.0		1, 2 <u>All</u>	From 10 % to 90 % of the voltage difference at the PI in POWER_ON state from the beginning of POWER_UP.
15	Turn off time <u>per pair-</u> <u>set</u>	T _{Off}	S		0.500	1, 2 <u>All</u>	See 33.2.7.8.
16	Turn off voltage <u>per</u> <u>pairset</u>	V _{Off}	V		2.80	1, 2 <u>All</u>	See 33.2.7.9.
17	DC MPS current to be n	net on at least	t one pairs	et ¹	U		
		I _{Hold}	А	0.005	0.010	1, 2	<u>See 33.2.9.1.2.</u>
	Single-signature PD, Class 0-4			0.002	0.005	3, 4	
	Single-signature PD, Class 5-8			0.002	0.007	3, 4	
	DC MPS current to be n	net on both pa	airsets				
	-Dual-signature PD	Hold	A	0.002	0.007	3, 4	

Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

Table 33–11—PSE output PI electrical requirements for all PD Classes, unless otherwise specified *(continued)*

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information
17a	DC MPS total current to	be met when	n the sum	of both pairs wit	h the same	polarity is	s measured ²
	Single-signature PD, Class 0-4	I _{Hold}	А	0.004	0.009	3, 4	<u>See 33.2.9.1.2.</u>
	Single-signature PD, Class 5-8			0.004	0.014	3, 4	
18	PD Maintain Power	T _{MPDO}	s	0.300	0.400	1, 2	See 33.2.9.
	limit			0.320		<u>3, 4</u>	
19	PD Maintain Power	T _{MPS}	s	0.060		1, 2	See 33.2.9.
	Signature time for validity			0.006		<u>3, 4</u>	
20	Intra-pair Ccurrent unbalance	I _{unb}	I _{unb} A		$3\% \times I_{Cable}$	1	See 33.2.7.11, 33.4.8. NOTE—For practical implementations, it is recommended that Type 1 PSEs support Type 2, <u>3</u> , <u>4</u> I _{unb} require- ments.
					3 % × I _{Peak}	2 <u>, 3, 4</u>	
21	Alternative B detec- tion backoff time	T _{dbo}	S	2.00		<u>1, 2,</u> <u>All</u>	
22	Output capacitance during detection state over a pairset	C _{out}	μF		0.520	1, 2, <u>All</u>	
23	Detection timing	T _{det}	S		0.500	1, 2, _ <u>All</u>	Time to complete detection on a pairset. of a PD.
24	Error delay timing	T _{ed}	S	0.750		<u>1, 2.</u> <u>All</u>	Delay before PSE may attempt subsequent pow- ering <u>of a pairset</u> after power removal <u>from that</u> <u>pairset</u> because of <u>an</u> error condition.

¹Item 17 applies to PSEs that measure currents per pairset to check the MPS.

²Item 17a applies to PSEs that measure the sum of the pair currents of the same polarity to check the MPS.

Editor's Note (for Table 33-11):
1. I _{cut-2P} min values are subject to final E2EP2P_lunb/Runb results after conducting statistical analysis (if
required) which will result with lower values. The current values are derived from worst case analysis model.
2. The following case needs to be addressed: If PSE is using active or passive pair-to-pair current balancing
circuitry, K_I _{cut} may be lower (down to 0.5) per equation TBD.
3. E2EP2P_lunb is the highest (~30%) on the pairs were we don't sense the current and lower on the pair we
sense current (~15%). While specifying the PSE port current capacity per the highest P2P_lunb is the correct
approach (which we already did), it is worth to consider if I _{lim} and I _{cut} need to be calculated per the pairs with
highest unbalance or per the pairs with lower unbalance. The reason for this question is: I _{cut} and I _{lim} values
are set to much higher values than the actual current measure due to much higher P2P_UNB. As a result the
actual I _{lim} protection will be activated ~11.1% above Type 4 maximum power. The solution is: I _{cut} , I _{peak} , I _{lim}

Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

I

will be allowed to be decreased if PSE Rmax and Rmin are increased by a small constant resistance per equation TBD which is actually what happened in the negative pairs. To be discussed in the group. 4. Item 4a still under investigation with respect to PD Vdiff.

33.2.7.1 Output voltage in the POWER_ON state

Change text of Section 33.2.7.1 as follows:

The specification for V_{Port_PSE-2P} in Table 33–11 shall be met with a (I_{Hold} max × V_{Port_PSE-2P} min) to P_{Type} min load step at a rate of change of at least 15 mA/µs. The voltage transients as a result of load changes up to 35 mA/µs shall be limited to 3.5 V/µs max.

A PSE in the POWER_ON state may remove power from the PI <u>a pairset</u> when the PI <u>pairset</u> voltage no longer meets the $V_{Port PSE-2P}$ specification.

<u>A Type 3 or Type 4 PSE that has assigned Class 1-4 to a single-signature PD and is in the POWER_ON state</u> may transition between 2-pair and 4-pair power at any time, including after the expiration of T_{pon} .

33.2.7.2 Voltage transients

Change text of Section 33.2.7.2 as follows:

A Type 2<u>, Type 3, and Type 4</u> PSE shall maintain an output voltage no less than K_{Tran_lo} below V_{Port_PSE-2P} min for transient conditions lasting more than 30 µs and less than 250 µs, and meet the requirements of 33.2.7.7.

Transients less than 30 μ s in duration may cause the voltage at the PI to fall more than K_{Tran_lo}. The minimum PD input capacitance allows <u>a Type 1 or Type 2</u> the PD to operate for any input voltage transient lasting less than 30 μ s. Transients lasting more than 250 μ s shall meet the V_{Port PSE-2P} specification.

33.2.7.3 Power feeding ripple and noise

Change text of Section 33.2.7.3 as follows:

The specification for power feeding ripple and noise in Table 33–11 shall be met for common-mode and/or pair-to-pair noise values for power outputs from ($I_{Hold} \max \times V_{Port_PSE-2P} \min$) to $P_{Type} \min$ for PSEs at static operating V_{Port_PSE-2P} . The limits are meant to preserve data integrity. To meet EMI standards, lower values may be needed. For higher frequencies, see 33.4.4, and 33.4.5, and 33.4.6.

33.2.7.4 Continuous output current capability in the POWER_ON state

Replace section 33.2.7.4 as follows:

PSEs that operate in 2-pair mode shall be able to source I_{Con-2P} as specified in Equation (33–3c). I_{Con-2P} is the current the PSE supports on the powered pairset.

$$I_{\text{Con-2P}} = \left\{ \frac{P_{\text{Class}}}{V_{\text{PSE}}} \right\}_{\text{A}}$$
(33–3c)

where

 P_{Class} is 1 V_{PSE} is 1

is P_{Class} as defined in Table 33–7 is the voltage at the PSE PI as defined in 1.4.423

Type 3 and Type 4 PSEs operating in 4-pair mode, connected to a single-signature PD, or connected to a dual-signature PD that advertised the same class signature on each pairset shall be able to source I_{Con-I} , I_{Con-2P} , and I_{Con-2P} unb as specified in Table 33–11 and Equation (33–3d). I_{Con-2P} is the current the PSE supports on each pairset and is defined by Equation Equation (33–3d). A PSE is not required to support I_{Con-2P} values greater than I_{Con-2P} unb. I_{Con} is the total current of both pairs with the same polarity that a PSE supports. I_{Con-2P} unb is the maximum current the PSE supports over one of the pairs of same polarity under maximum unbalance condition (see 33.2.7.4.1) in the POWER_ON state.

$$I_{\text{Con-2P}} = \{\min(I_{\text{Con}} - I_{\text{Port-2P-other}}, I_{\text{Con-2P unb}})\}_{A}$$
(33-3d)

where

<i>I</i> _{Con}	is the total current a PSE is able to source as defined in Table 33-11
I _{Port-2P-other}	is the output current on the other pairset (see 33.2.4.4).
I _{Con-2P unb}	is the current a PSE is able to source on a pairset due to unbalance as defined in
	Table 33–11

Type 3 and Type 4 PSEs operating in 4-pair mode, connected to a dual-signature PD that advertised a different class signature on each pairset, shall be able to source I_{Con-2P} on each pairset as specified in Equation (33–3e). Note that for these PDs I_{Con-2P} is calculated using Equation (33–3e) for each pairset independently.

$$I_{\text{Con-2P}} = \left\{ \frac{P_{\text{Class-2P}}}{V_{\text{PSE}}} \right\}_{\text{A}}$$
(33–3e)
where
$$P_{\text{Class-2P}} \qquad \text{is } P_{\text{Class-2P}} \text{ as defined in Table 33–11} \\ V_{\text{PSE}} \qquad \text{is the voltage at the PSE PI as defined in 1.4.423}$$

In addition to I_{Con} , I_{Con-2P} and $I_{Con-2P-unb}$ as specified in Table 33–11, the PSE shall support the following AC current waveform parameters, while within the operating voltage range of $V_{Port\ PSE-2P}$:

IPeak-2P minimum for T_{CUT-2P} minimum and 5 % duty cycle minimum, where

$$I_{\text{Peak}} = \left\{ \frac{V_{\text{PSE}} - \sqrt{V_{\text{PSE}}^2 - 4 \times R_{\text{Chan}} \times P_{\text{Peak}} PD}}{2 \times R_{\text{Chan}}} \right\}_{\text{A}}$$
(33-4)

where

$V_{\rm PSE}$	is the voltage at the PSE PI as defined in 1.4.423
<i>R</i> _{Chan}	is the channel loop resistance; this parameter has a worst-case value of R _{Ch} .
	R _{Ch} is defined in Table 33–1.
P _{Peak} PD	is the total peak power a PD may draw for its Class; see Table 33–18

I_{Peak} is the total current of both pairs with the same polarity that a PSE supports.

$$I_{\text{Peak-2P_unb}} = \left\{ (1 + K_{\text{IPeak}}) \times \frac{I_{\text{Peak}}}{2} \right\}_{\text{A}}$$
(33–4a)

This is an unapproved IEEE Standards draft, subject to change.

where

K _{IPeak}	The value of K_{IPeak} , defined in Equation (33–4b), is based on a curve fit and is
	dimensionless
I _{Peak}	is the total peak current a PSE supports per Equation (33–4)

$$K_{IPeak} = \begin{cases} \min(0.214 \times R_{chan}^{-0.363}, 0.330) & \text{for Class 5} \\ \min(0.199 \times R_{chan}^{-0.350}, 0.300) & \text{for Class 6} \\ \min(0.180 \times R_{chan}^{-0.326}, 0.270) & \text{for Class 7} \\ \min(0.176 \times R_{chan}^{-0.325}, 0.260) & \text{for Class 8} \end{cases}$$
(33-4b)

where

R_{Chan}

is the channel DC loop resistance

PSEs that operate in 2-pair mode shall be able to source $I_{Peak-2P}$ as specified in Equation (33–4c). $I_{Peak-2P}$ is the current the PSE supports on the powered pairset.

$$I_{\text{Peak-2P}} = \{I_{\text{Peak}}\}_{\text{A}}$$
(33-4c)

where

*I*_{Peak}

is the total peak current a PSE supports per Equation (33-4)

Type 3 and Type 4 PSEs operating in 4-pair mode, connected to a single signature PD, shall be able to source I_{Peak} , $I_{Peak-2P}$, and $I_{Peak-2P_unb}$ as specified in Table 33–11 and Equation (33–4d). I_{Con-2P} is the current the PSE supports on each pairset and is defined by Equation (33–4d). A PSE is not required to support $I_{Peak-2P}$ values greater than $I_{Peak-2P_unb}$. I_{Peak} is the total current of both pairs with the same polarity that a PSE supports. $I_{Peak-2P_unb}$ is the maximum current the PSE supports over one of the pairs of same polarity under maximum unbalance condition (see 33.2.7.4.1) in the POWER_ON state.

$$I_{\text{Peak-2P}} = \{\min(I_{\text{Peak}} - I_{\text{Port-2P-other}}, I_{\text{Peak-2P_unb}})\}_{A}$$
(33-4d)

where

I _{Peak}	is the total peak current a PSE supports per Equation (33-4)
I _{Port-2P-other}	is the output current on the other pairset (see 33.2.4.4 (XREF))
I _{Peak-2P unb}	is the minimum current due to unbalance effects a PSE must support on a pairset
_	as defined in Table 33–11.

Type 3 and Type 4 PSEs operating in 4-pair mode, connected to a dual-signature PD, shall be able to source $I_{Peak-2P}$ on each pairset as specified in Equation (33–4e). Note that for these PDs $I_{Peak-2P}$ is calculated using Equation (33–4e) for each pairset independently.

$$I_{\text{Peak-2P}} = \left\{ \frac{V_{\text{PSE}} - \sqrt{V_{\text{PSE}}^2 - 4 \times R_{\text{Chan}} \times P_{\text{Peak}} \text{PD-2P}}}{2 \times R_{\text{Chan}}} \right\}_{\text{A}}$$
(33-4e)
where
$$V_{\text{PSE}} \qquad \text{is the voltage at the PSE PI as defined in 1.4.126} \\ R_{\text{Chan}} \qquad \text{is the channel loop resistance; this parameter has a worst-case value of R_{\text{Ch}}.} \\ R_{\text{Ch}} \text{ is defined in Table 33-1.}$$

P_{Peak PD-2P} is the total peak power a PD may draw for its Class on a pairset; see Table 33–18

Insert Section 33.2.7.4.1 and Section 33.2.7.4.2 after section 33.2.7.4 as follows:

33.2.7.4.1 PSE PI pair-to-pair resistance and current unbalance

Type 3 and Type 4 PSEs operating over 4-pair are subject to unbalance requirements in this section. The contribution of PSE PI pair-to-pair effective resistance unbalance (PSE_P2PRunb) to the whole effective system end to end resistance unbalance (E2EP2PRunb), is specified by PSE maximum (R_{PSE_max}) and minimum (R_{PSE_min}) common mode effective resistance in the powered pairs of same polarity.

The PSE_P2PRunb determined by R_{PSE_max} and R_{PSE_min} ensures that along with any other parts of the system, i.e. channel (cables and connectors) and the PD, the maximum pair current including unbalance does not exceed $I_{con-2P-unb}$ as defined in Table 33–11 during normal operating conditions. $I_{con-2P-unb}$ is the pairset current in the case of maximum unbalance and will be higher than $I_{con}/2$. $I_{con-2P-unb}$ is specified for total channel common mode pair resistance from 0.1 Ω to R_{ch} . For channels with common mode pair resistance lower than 0.1 Ω , see Annex 33B.

 R_{PSE_max} and R_{PSE_min} are specified and measured under maximum P_{Class} sourcing conditions. Conformance with Equation (33–4f) shall be met for R_{PSE_max} and R_{PSE_min} .

$$R_{\text{PSE}_\text{max}} = \begin{cases} 2.200 \times R_{\text{PSE}_\text{min}} - 0.040 & \text{for Class 5} \\ 2.015 \times R_{\text{PSE}_\text{min}} - 0.040 & \text{for Class 6} \\ 1.800 \times R_{\text{PSE}_\text{min}} - 0.030 & \text{for Class 7} \\ 1.750 \times R_{\text{PSE}_\text{min}} - 0.030 & \text{for Class 8} \end{cases}$$
(33-4f)

where

$R_{\rm PSE_max}$	is the maximum PSE common mode effective resistance in the powered pairs of
	same polarity.
$R_{\rm PSE_min}$	is the minimum PSE common mode effective resistance in the powered pairs of
—	same polarity.

The values of R_{PSE_max} and R_{PSE_min} are implementation specific and need to satisfy Equation (33–4f). See Annex 33B for the test setup and test conditions for R_{PSE_max} and R_{PSE_min} .

33.2.7.5 Output current in POWER_UP mode

Editor's Note: Numbers to be updated for DS PDs.

 Timing requirements for 4-pair power to be added to this section. To verify that in dual signature PD with same class i.e. same load, the PD startup is guaranteed if one the pairsets has Inrosh 2P_min and the 2nd has the rest of the current. If both pairsets are turned on the same time, there is no issue at all.
- To verify that in dual signature PD with same class i.e. same load, the PD startup is guaranteed if one the pairsets has <u>mush 2P min</u> and the 2nd has the rest of the current. If both pairsets are turned on the same time, there is no issue at all.
the pairsets has In rush 2P, min and the 2nd has the rest of the current. If both pairsets are turned on the same time, there is no issue at all.
the same time, there is no issue at all.
- To update the definition of dual signature PD with the same class signature that it is a single load PD
opposed to dual signature PD with different class that has isolated different loads and hence end to e

E
pair to pair resistance unbalance is zero. This will simplify the spec and make it clearer. - Table 33-11 item 5a -5d: to verify that PSE is allowed to do inrush limit with 2P mode.

Change the text of 33.2.7.5 as follows:

POWER_UP mode occurs between the PSE's transition to the POWER_UP state and either the expiration of T_{Inrush} or the conclusion of PD inrush currents (see 33.3.7.3). POWER_UP mode occurs on each pairset between the PSE's transition to the POWER_UP state on that pairset and either the expiration of $T_{Inrush-2P}$ or, for Type 1 and Type 2 PSEs that make use of legacy powerup, the conclusion of PD inrush currents on that pairset (see 33.3.7.3). Type 3 and Type 4 PSEs that apply power to both pairsets when connected to a single-signature PD shall reach the POWER_ON state on both pairsets within $T_{Inrush-2P}$ max, starting with the first pairset transitioning into the POWER_UP state. However, for practical implementations, it is recommended that the POWER_UP mode persist for the complete duration of T_{Inrush} , as the PSE may not be able to correctly ascertain the conclusion of a PD's inrush behavior. See legacy_powerup variable in section 33.2.4.4 for more information on the POWER_UP to POWER_ON transition.

The PSE shall limit the maximum current sourced at the PI per pairset ($I_{Inrush-2P}$) and the total inrush current (I_{Inrush}) during POWER_UP per the requirements of Table 33–11 item 5 or items 5a and item 5b or items 5c and item 5d. The maximum inrush current sourced by the PSE per pairset shall not exceed the per pairset PSE inrush template in Figure 33–13 and Equation (33–5) when operating Class 0-4 PDs and Figure 33–13 and Equation (33–5) when operating Class 5 and above or when operating a dual-signature PD with the same class over each pairset.

The minimum value of I_{Inrush-2P} includes the effect of end to end pair to pair resistance unbalance.

Type 4 PSEs supporting Class 7 and 8 when implementing $I_{Inrush-2P}$ and Inrush requirements per Table 33– 11 items 5a and 5b and when connected to a single-signature PD through a channel resistance of 0.1 Ω to 12.5 Ω per pairset, shall successfully power up within 50 ms without startup oscillations a PD with C_{port} per pairset as defined in 33.3.7.3 in parallel to a Class 2 load during POWER_UP period in addition to the other requirements of 33.3.7.

- a) During POWER_UP, for PI <u>pairset</u> voltages between 0 V and 10 V, the minimum $I_{Inrush-2P}$ requirement is 5 mA.
- b) During POWER_UP, for PI <u>pairset_voltages</u> between 10 V and 30 V, the minimum $I_{Inrush-2P}$ requirement is 60 mA.
- c) During POWER_UP for Class 4 or lower, for PI pairset voltages above 30 V, the minimum I_{Inrush-2P} requirement is as specified in Table 33–11 item 5. For Class 5 and higher the minimum I_{Inrush-2P} and I_{Inrush} requirement are as specified in Table 33–11 item 5a and item 5b or as specified in Table 33–11 items 5c and 5d.
- d) For Type 1 PSE, measurement of minimum I_{Inrush-2P} requirement to be taken after 1 ms to allow startup transients. A Type 2 PSE that uses 1-EventSingle-Event Physical Layer classification, and requires the 1 ms settling time, shall power up a eClass 4 PD as if it used 2<u>Multiple</u>-Event Physical Layer classification.

Replace Figure 33-13 with the following:



Figure 33–13—I_{Inrush-2P} current and timing limits, per pairset in POWER_UP

Replace Equation 33-5 as follows:

The PSE inrush maximum limit, $I_{PSEIT-2P}$, is defined by the following segments:

$$I_{\underline{\text{PSEIT-2P}}}(t) = \begin{cases} 50.0 & \text{for } 0 < t < 10.0 \times 10^{-6} \\ \text{TBD=function of (t, Iinrush-2P max) for } 10.0 \times 10^{-6} \le t < 0.001 \\ I_{\text{Inrush-2P}} \text{ max} & 0.001 \le t < 0.075 \end{cases} \right]_{\text{A}}$$
(33-5)

where

t

is the time in seconds

Editor's Note: To update the TBD in equation 33-5. Add Equation 33-5a after equation 33-5 to describe the template of Figure 33-13 for linrush.

Insert new Equation 33-5a as follows:

Coming soon: Equation 33-5a (33–5a)

33.2.7.6 Overload current

Change the text of 33.2.7.6 as follows:

If $I_{Port-2P}$, the current supplied <u>per pairset</u> by the PSE to the PI, exceeds $I_{CUT-2P} \min$ for longer than $T_{CUT-2P} \min$, the PSE may remove power from the PIthat pairset. The cumulative duration of T_{CUT-2P} is measured with a sliding window of at least 1 second width.

The I_{CUT-2P} threshold may equal the I_{Peak-2P} value determined by Equation (33-4).

33.2.7.7 Output current—at short circuit condition

Change the text of Section 33.2.7.7 as follows:

Equation (33–6), Equation (33–7), and Figure 33–14 apply to Type 1 and Type 2 PSEs. Equation (33–6a), Equation (33–7a), and Figure 33–14a apply to Type 3 and Type 4 PSEs that operate in 2-pair mode, as well as to Type 3 and Type 4 PSEs operating in 4-pair mode, connected to a dual-signature PD that advertised a different class signature on each pairset. Equation (33–6b), Equation (33–7b), and Figure 33–14b apply to Type 3 PSEs operating in 4-pair mode, connected to single-signature PDs, or connected to a dual-signature PD that advertised the same class signature on each pairset. Equation (33–6c), Equation (33–7c), and Figure 33–14c apply to Type 4 PSEs operating in 4-pair mode, connected to a single-signature PD, or connected to a dual-signature PD that advertised the same class signature on each pairset.

A PSE may remove power from the PI if the PI current meets or exceeds the "PSE lowerbound template" in Figure 33–14, Figure 33–14a, and Figure 33–14b. Power shall be removed from the <u>a pairset PI</u> of a PSE before the <u>pairset PI</u> current exceeds the "PSE upperbound template" in Figure 33–14, Figure 33–14a, and Figure 33–14b. When connected to a single signature PD, a Type 3 or Type 4 PSE should (TBD) remove power from both pairsets before the current exceeds the "PSE upperbound template" on either pairset.



Figure 33–14—POWER_ON state, per pairset operating current template for Type 1 and Type 2 PSEs.







The PSE upperbound template, I_{PSEUT-2P}, is defined by the following segments:

$$I_{\underline{PSEUT-2P}}(t) = \begin{cases} 50.0 & \text{for } (0 \le t < 10.0 \times 10^{-6}) \\ \sqrt{\frac{K}{t}} & \text{for } (10.0 \times 10^{-6} \le t < 8.20 \times 10^{-3}) \\ 1.75 & \text{for } (8.20 \times 10^{-3} \le t < T_{\text{CUT-2P}} \text{max}) \\ I_{\text{LIM-2P}} \text{min for } (T_{\text{CUT-2P}} \text{max} \le t) \end{cases} \right]_{\text{A}}$$
(33-6)

Insert two new equations (33-6a) and (33-6b) after equation (33-6) as follows:

$$I_{\underline{PSEUT-2P}}(t) = \begin{cases} 50.0 \text{ for } (0 \le t < 10.0 \times 10^{-6}) \\ \sqrt{\frac{K}{t}} \text{ for } (10.0 \times 10^{-6} \le t < 8.20 \times 10^{-3}) \\ 1.75 \text{ for } (8.20 \times 10^{-3} \le t < T_{\underline{CUT-2P}} \max) \\ 0.85 \text{ for } (T_{\underline{CUT-2P}} \max \le t) \end{cases} \right]_{A}$$
(33–6a)

$$I_{\underline{PSEUT-2P}}(t) = \begin{cases} 50.0 \text{ for } (0 \le t < 10.0 \times 10^{-6}) \\ \sqrt{\frac{K}{t}} \text{ for } (10.0 \times 10^{-6} \le t < 8.20 \times 10^{-3}) \\ 1.75 \text{ for } (8.20 \times 10^{-3} \le t < T_{\text{CUT-2P}} \text{max}) \\ 0.85 \text{ for } (T_{\text{CUT-2P}} \text{max} \le t) \end{cases} \right]_{\text{A}}$$
(33-6b)

Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

$I_{\underline{\text{PSEUT-2P}}}(t)$	$= \begin{cases} 50.0\\ \sqrt{\frac{K}{t}}\\ 1.75\\ 1.3\\ I_{\text{TBDNAME}} \end{cases}$	for $(0 \le t < 10.0 \times 10^{-6})$ for $(10.0 \times 10^{-6} \le t < 8.20 \times 10^{-3})$ for $(8.20 \times 10^{-3} \le t < T_{\text{CUT-2P}} \text{max})$ for $(T_{\text{CUT-2P}} \text{max} \le t < 4.00)$ to $(4.00 \le t)$	(33–6c)
where			
t		is the duration in seconds that the PSE sources I_{Port-2}	Р
<i>K</i> is 0.025 A ² s, an energy limit not in steady state normal of		is 0.025 A^2s , an energy limitation constant for the period not in steady state normal operation	ort <u>pairset</u> current when it is

$T_{\rm CUT-2P}$ max	is T_{CUT} max per pairset, as defined in Table 33–11
I _{LIM-2P} min	is I _{LIM} min per pairset, as defined in Table 33–11
<u>P_{Type} max</u>	is the maximum power for a given PSE Type
<u>V_{PSE}</u>	is the voltage at the PSE PI as defined in 1.4.423
<u>Iport-2P-other</u>	is the output current on the other pairset (see 33.2.4.4)

The PSE shall limit the <u>a pairset</u> current to I_{LIM-2P} for a duration of up to T_{LIM-2P} in order to account for PSE dV/dt transients at the PI pairset. The cumulative duration of T_{LIM-2P} may be measured with a sliding window.

The PSE lowerbound template, I_{PSELT-2P}, is defined by the following segments:

$$I_{\underline{\text{PSELT-2P}}}(t) = \begin{cases} I_{\text{LIM-2p}}\min \text{ for } (0 \le t < T_{\text{LIM-2p}}\min) \\ I_{\underline{\text{Peak-2P}}} & \text{ for } (T_{\text{LIM-2p}}\min \le t < T_{\text{CUT-2p}}\min) \\ \frac{P_{\text{Class}}}{V_{\text{PSE}}} & \text{ for } (T_{\text{CUT-2p}}\min \le t) \end{cases} \end{cases}_{\text{A}}$$

$$(33-7)$$

Insert three new equations (33-7a), (33-7b) and (33-7c) after equation (33-7) as follows:

$$I_{\underline{PSELT-2P}}(t) = \begin{cases} I_{\underline{LIM-2P}}\min \text{ for } (0 \le t < T_{\underline{LIM-2P}}\min) \\ I_{\underline{Peak-2P}} & \text{ for } (T_{\underline{LIM-2P}}\min \le t < T_{\underline{CUT-2P}}\min) \\ I_{\underline{Con-2P}}\min \text{ for } (T_{\underline{CUT-2P}}\min \le t) \end{cases} \end{cases}_{A}$$

$$(33-7a)$$

$$I_{\underline{\text{PSELT-2P}}}(t) = \begin{cases} I_{\text{LIM-2P}}\min \text{ for } (0 \le t < T_{\text{LIM-2P}}\min) \\ I_{\text{Peak-2P}} & \text{ for } (T_{\text{LIM-2P}}\min \le t < T_{\text{CUT-2P}}\min) \\ I_{\text{Con-2P}}\min \text{ for } (T_{\text{CUT-2P}}\min \le t) \end{cases} \end{cases}_{A}$$

$$(33-7b)$$

$$I_{\underline{\text{PSELT-2P}}}(t) = \begin{cases} I_{\text{LIM-2P}}\min \text{ for } (0 \le t < T_{\text{LIM-2P}}\min) \\ I_{\text{Peak-2P}} & \text{ for } (T_{\text{LIM-2P}}\min \le t < T_{\text{CUT-2P}}\min) \\ I_{\text{Con-2P}}\min \text{ for } (T_{\text{CUT-2P}}\min \le t) \end{cases} \right]_{A}$$
(33-7c)
$$\begin{cases} 45 \\ 46 \\ 47 \\ 48 \\ 49 \\ 50 \end{cases}$$

where

t	is the duration that the PI sources I _{Port-2P}
I _{LIM-2P} min	is the I _{LIM-2P} min value per pairset for the PSE (see Table 33-11)

This is an unapproved IEEE Standards draft, subject to change.

I

T _{LIM-2P} min	is T _{LIM-2P} min per pairset as defined in Table 33-11
T _{CUT-2P} min	is T _{CUT-2P} min per pairset, as defined in Table 33–11
I _{Peak-2P}	is I _{Peak-2P} per pairset, as defined in Equation (33–4)
P _{Class}	is P _{Class} , as defined in Table 33–7
V _{PSE}	is the voltage at the PSE PI
<u>I_{Con-2P}</u>	is the minimum supported continuous current on a pairset as defined in 33.2.7.4

If a short circuit condition is detected <u>on a pairset</u>, power removal from the PI that pairset shall begin within T_{LIM-2P} as specified in Table 33–11. If $I_{Port-2P}$ exceeds the PSE lowerbound template, the PSE output voltage may drop below $V_{Port\ PSE-2P}$ min.

<u>A PSE in the POWER_ON state may remove power from a pairset without regard to T_{LIM} when the pairset voltage no longer meets the V_{Port PSE-2P} specification.</u>

33.2.7.8 Turn off time

Change text in section 33.2.7.8 as follows:

The specification for T_{Off} in Table 33–11 shall apply to the discharge time from $V_{Port_PSE_2P}$ to V_{Off} <u>of a</u> <u>pairset</u> with a test resistor of 320 kΩ attached to <u>that pairsetthe PI</u>. In addition, it is recommended that the <u>pairset PI</u> be discharged when turned off. T_{Off} starts when V_{PSE} drops 1 V below the steady-state value after the pi_powered variable is cleared (see Figure 33–9). T_{Off} ends when $V_{PSE} \le V_{Off}$ max. The PSE remains in the IDLE state as long as the average voltage across the <u>pairset PI</u> is <u>below</u> V_{Off} max. The IDLE state is the state when the PSE is not in detection, classification, or normal powering states.

33.2.7.9 Turn off voltage

The specification for V_{Off} in Table 33–11 shall apply to the PI voltage in the IDLE State.

33.2.7.10 Continuous output power capability in POWER_ON state

Change text of Section 33.2.7.10 as follows:

P_{Class} is the <u>class</u> power defined in 33.2.6 and Equation (33–3), or PSE allocated power (as defined in 79.3.2.6) added to the channel power loss <u>for both pairsets combined</u>.

P_{Class-2P} is the class power defined in 33.2.6 and Equation (33–3b), or PSE allocated power (as defined in 79.3.2.6) added to the channel power loss for a pairset. This parameter only applies to Type 3 and Type 4 PSEs operating both pairsets and connected to a dual signature PD that advertised a different class signature on each pairset.

 P_{Con} is valid over the range of $V_{Port PSE-2P}$ defined in Table 33–11. Measurement of P_{Con} should be averaged using any sliding window with a width of 1 s.

A PSE may remove power from a PD that causes the PSE to source more than P_{Class}.

Change title and text of Section 33.2.7.11 as follows:

33.2.7.11 Intra-pair Gcurrent unbalance

The specification for I_{unb} in Table 33–11 shall apply to the current unbalance between the two conductors of a power pair over the current load range.

I-signature PDs to be considered

<u>A 100BASE-TX transmitter in a Type 2, Type 3 and Type 4</u> Endpoint PSEs shall meet the requirements of 25.4.5 in the presence of $(I_{unb} / 2)$.

Insert new section 33.2.7.11a after section 33.2.7.11 as follows:

33.2.7.12 Type power

P_{Tvpe} min is the minimum power a PSE is capable of sourcing.

Type 4 PSEs shall not source more power than P_{Type} max as specified in Table 33–11 calculated with any sliding window with a width up to 4 seconds. This equates to a maximum $I_{Port-2P}$ current I_{LPS} defined in Equation (33–7).

$$I_{\rm LPS} = \left\{ \min\left(\frac{P_{\rm Type} \max}{V_{\rm PSE}} - I_{\rm Port-2P-other}, 1.3 \right) \right\}_{\rm A}$$
(33–7d)

where

$P_{\text{Type}} \max$	is the maximum power allowed for a given Type as defined in Table 33–11
V _{PSE}	is the voltage at the PSE PI as defined in 1.4.423
I _{Port-2P-other}	is the output current on the other pairset (see 33.2.4.4)

Editor's note: Lennart to check IEC62368, part 3.

33.2.7.13 Power turn on time

Change text in section 33.2.7.12 as follows:

The specification for T_{pon} in Table 33–11 applies to the PSE power up time for a PD after completion of detection. If power is not applied as specified, a new detection cycle is initiated (see 33.2.4.1).

For Type 3 and Type 4 PSEs, when connected to a single-signature PD, both pairsets shall reach the POWER_ON state within T_{pon} after detection on last pairset. When connected to a dual-signature PD; T_{pon} is applied from the completion of detection to the POWER_ON state for each pairset independently.

33.2.7.14 PSE stability

When connected together as a system, the PSE and PD might exhibit instability at the PSE side or the PD side or both due to the presence of negative impedance at the PD input. See Annex 33A for PSE design guidelines for stable operation.

33.2.8 Power supply allocation

Change text in Section 33.2.8 as follows:

A PSE shall not initiate power provision to a link if a PD would not be able to ascertain the available amount of power based on the number of classification events produced by the PSE.

Editor's Note: The above paragraph needs more study.

The PSE may manage the allocation of power based on additional information beyond the classification of the attached PD. Allocating power based on additional information about the attached PD, and the mechanism for obtaining that additional information, is beyond the scope of this standard with the exception that the allocation of power shall not be based solely on the historical data of the power consumption of the attached PD.

See 33.6 for a description of Data Link Layer classification.

See Annex 33C for more information on how Autoclass can be used to manage the allocation of power.

If the system implements a power allocation algorithm, no additional behavioral requirement is placed on the system as it approaches or reaches its maximum power subscription. Specifically, the interaction between one PSE PI and another PSE PI in the same system is beyond the scope of this standard.

33.2.9 PSE power removal

Figure 33–10e shows the PSE monitor state diagrams. These state diagrams monitor for inrush current and the absence of the Maintain Power Signature (MPS).

If any of these conditions exist for longer than its related time limit, the power is removed from the PI.

33.2.9.1 PSE Maintain Power Signature (MPS) requirements

Change text in section 33.2.9.1 as follows:

The MPS consists of two components, an AC MPS component and a DC MPS component.

<u>A Type 1 or Type 2 The PSE shall monitor either the DC MPS component, the AC MPS component, or both.</u> <u>A Type 3 or Type 4 PSE shall monitor only the DC MPS component.</u>

33.2.9.1.1 PSE AC MPS component requirements

A PSE that monitors the AC MPS component shall meet the "AC Signal parameters" and "PSE PI voltage during AC disconnect detection" parameters in Table 33–12.

A PSE shall consider the AC MPS component to be present when it detects an AC impedance at the PI equal to or lower than $|Z_{ac1}|$ as defined in Table 33–12.

A PSE shall consider the AC MPS component to be absent when it detects an AC impedance at the PI equal to or greater than $|Z_{ac2}|$ as defined in Table 33–12. Power shall be removed from the PI when AC MPS has been absent for a time duration greater than T_{MPDO} .

A PSE may consider the AC MPS component to be either present or absent when it detects a AC impedance between the values $|Z_{ac1}|$ max and $|Z_{ac2}|$ min.

Table 33–12–PSE PI	parameters for AC	disconnect-detection function

Item	Parameter	Symbol	Unit	Min	Max	Additional information			
	AC signal parameters								
1a	PI probing AC voltage	V_open	V _{pp}	1.90	10% of the average value of $V_{Port PSE}$ within the limits of Table 33–11	Includes noise, ripple, etc. V_open is the AC voltage across the PI when the PD is not connected to the PI and before the detection of this condition by the PSE.			
		V_open1	V _p		30.0 V, $\text{V}_{\text{PSE}} \le 44.0 \text{ V}$	V_open1 is the AC volt- age across the PI when the PD is not connected to the PI and after the detection of this condition by the PSE and the removal of power from the PI.			
1b	AC probing signal frequency	F _p	kHz		0.500				
1 c	AC probing signal slew rate	SR	V/µs		0.100	Positive or negative.			
	AC source output imp	edance	1	1	1				
2a	Source output current during the operation of the AC disconnect detection function	I_sac	mA		5.00	During operation of the AC disconnect detection function.			
2b	PSE PI impedance during PD detection when measured at the PSE PI	R_rev	kΩ	45.0		Specified in 33.2.5.1 and Figure 33–11. Shown here to clarify the difference in PI imped- ance during the signature detection function.			
	PSE PI voltage during	AC disconne	ect detect	ion					
3a	PI AC voltage when PD is connected	V _{CLOSE}	V _{pp}			See Table 33–11, item 3.			
3b	PI voltage when PD is disconnected	V _{PSE}	V _p		60.0				
	AC Maintain Power Si	gnature	<u>.</u>						
4a	Valid impedance	Z _{ac1}	kΩ		27.0	$F_p = 5$ Hz, Testing voltage >2.5 V. See Figure 33–15.			
4b	Invalid impedance	Z _{ac2}	kΩ	1980		See Figure 33–15.			



NOTE—Rpd_d and Cpd_d are specified in Table 33–19. Cpd_d may be located either in parallel with Z_{ac1} or as shown above.

Figure 33–15—Z_{ac1} and Z_{ac2} definition as indicated in Table 33–12

33.2.9.1.2 PSE DC MPS component requirements

Change text in section 33.2.9.1.2 as follows:

A PSE shall consider the DC MPS component to be present if $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity is greater than or equal to I_{Hold} max for a minimum of T_{MPS} . A PSE shall consider the DC MPS component to be absent if $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity is less than or equal to I_{Hold} min. A PSE may consider the DC MPS component to be either present or absent if $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity is less than or equal to I_{Hold} min. A PSE may consider the DC MPS component to be either present or absent if $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity is in the range of I_{Hold} .

<u>The values of $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity and the corresponding values of I_{Hold} shall meet the conditions specified in Table 33–11.</u>

<u>A Type 3 or Type 4 PSE, when connected to a single-signature PD</u>, shall monitor either the sum of $I_{port-2P}$ of both pairs of the same polarity or the pairset with the highest $I_{Port-2P}$ current value and use the appropriate I_{Hold} level shown in Table 33–11. Power shall be removed from the PI when DC MPS has been absent for a duration greater than T_{MPDO} .

<u>A Type 3 or Type 4 PSE, when connected to a dual-signature PD shall monitor each pairset and use the appropriate I_{Hold} level shown in Table 33–11. The PSE shall remove power from any pairset on which the DC MPS has been absent for a duration greater than T_{MPDO2}.</u>

The specification for T_{MPS} in Table 33–11 applies only to the DC MPS component. The PSE shall not remove power from the port when $I_{Port-2P}$ or the sum of $I_{port-2P}$ of both pairs of the same polarity is greater than or equal to I_{Hold} max continuously for at least T_{MPS} every $T_{MPS} + T_{MPDO}$, as defined in Table 33–11. This allows a PD to minimize its power consumption.

33.3 Powered devices (PDs)

A PD is the portion of a device that is either drawing power or requesting power by participating in the PD detection algorithm. A device that is capable of becoming a powered device may or may not have the ability to draw power from an alternate power source and, if doing so, may or may not require power from the PI. PD capable devices that are neither drawing nor requesting power are also covered in this subclause.

This is an unapproved IEEE Standards draft, subject to change.

A PD is specified at the point of the physical connection to the cabling. Characteristics such as the losses due to voltage correction circuits, power supply inefficiencies, separation of internal circuits from external ground or other characteristics induced by circuits after the PI connector are not specified. Limits defined for the PD are specified at the PI, not at any point internal to the PD, unless specifically stated.

33.3.1 PD PI

I

Change first paragraph of section 33.3.1 as follows:

The Type 1 and Type 2 PDs shall be capable of accepting power on either of two pairsets of PI conductors and may accept power on both pairsets. Type 3 and Type 4 PDs shall be capable of accepting power on either pairset and shall be capable of accepting power on both pairsets. The two conductor setspairsets are named Mode A and Mode B. In each four-wire connection, the two wires associated with a pair are at the same nominal average voltage. Figure 33–8 in conjunction with Table 33–13 illustrates the two power modes.

Conductor	Mode A	Mode B
1	Positive V _{PD} , Negative V _{PD}	
2	Positive V _{PD} , Negative V _{PD}	
3	Negative V _{PD} , Positive V _{PD}	
4		Positive V _{PD} , Negative V _{PD}
5		Positive V _{PD} , Negative V _{PD}
6	Negative V _{PD} , Positive V _{PD}	
7		Negative V _{PD} , Positive V _{PD}
8		Negative V _{PD} , Positive V _{PD}

Table 33–13—PD pinout

The PD shall be implemented to be insensitive to the polarity of the power supply and shall be able to operate per the PD Mode A column and the PD Mode B column in Table 33–13.

Change the note as follows:

NOTE—PDs that implement only Mode A or Mode B are specifically not allowed by this standard. <u>PDs that are not</u> implemented to be insensitive to polarity, are specifically not allowed by this standard. PDs that simultaneously require power from both Mode A and Mode B are specifically not allowed by this standard.

The PD shall not source power on its PI.

The PD shall withstand any voltage from 0 V to 57 V at the PI indefinitely without permanent damage.

Replace section 33.3.2 as follows:

33.3.2 PD Type descriptions

PDs can be categorized as either Type 1, Type 2, Type 3, or Type 4. PDs can be constructed as singlesignature or dual-signature as defined in 1.4 and 33.2.5.0a. Table 33–13a shows the permissible PD Types along with supported parameters.

PD Type	Single dua signat	- or l- ure	PD Class	4-pair Capable	Low MPS support ¹	Physical Layer Classification	Data Link Layer Classification	Other Optional Capbilities
Type 1			0-3	Optional	No	Single-Event	Optional	
Type 2			4	Optional	No	Multiple Event	Mandatory	
Type 3	Single		1-6	Mandatory	<u>Yes</u> ²	Multiple Event	Mandatory ³	Autoclass
-	Dual		1-4	Mandatory	Yes ²	Multiple Event	Mandatory	Autoclass
Type 4	Single		7-8	Mandatory	<u>Yes</u> ²	Multiple Event	Mandatory	Autoclass
	Dual		5	Mandatory	<u>Yes</u> ²	Multiple Event	Mandatory	Autoclass

Table 33–13a—Permissible PD Types

¹ - See 33.3.8 for details. "Low" means lower standby MPS power, "high" means higher standby MPS power.

 2 - Need to support High MPS when connected to Type 1 or Type 2 PSEs for backward compatibility.

³ - Type 3/SS Class 1-3 PDs are not required to implement DLL classification.

Editor's Note: Classification section to be updated to move all Type 3 and Type 4 PSEs to multiple-event (Mark is considered an event).

Type 1 PDs implement a minimum of Single-Event Physical Layer classification and advertise a Single-Event class signature of 0, 1, 2, or 3. Class 0 is only permitted for Type 1 PDs.

Type 2 PDs implement both Multiple-Event Physical Layer classification (see 33.3.5.2) and Data Link Layer classification (see 33.6) and advertise a Multiple-Event class signature of 4 during all class events.

Type 3 single signature PDs operating up to a maximum power draw corresponding to Class 3 or less implement a minimum of Multiple-Event Physical Layer Classification and advertise a Single-Event class signature of 1, 2, or 3.

Single signature Type 3 and Type 4 PDs operating with a maximum power draw corresponding to Class 4 or greater implement both Multiple-Event Physical Layer classification (see 33.3.5.2) and Data Link Layer classification (see 33.6). Such Type 3 PDs advertise a class signature of 4, 5, or 6, while Type 4 PDs advertise a class signature of 7 or 8.

Dual signature Type 3 and Type 4 PDs implement a minimum of Multiple Event Physical Layer classification and Data Link Layer Classification (see 33.6). Type 3 dual signature PDs advertise a class signature of 1, 2, 3, or 4 on each pairset, while Type 4 dual signature PDs advertise a class signature of 5 on at least one pairset.

Type 4 single-signature PDs only advertise Class 7 and 8. Type 4 dual-signature PDs advertise Class 5 on at least one pairset.

A Type 2, Type 3 or Type 4 PD that does not successfully observe a Multiple-Event Physical Layer classification or Data Link Layer classification shall conform to Type 1 PD power restrictions and shall provide the user with an active indication if underpowered. The method of active indication is left to the implementer.

Type 2, Type 3 and Type 4 PDs implementing 100BASE-TX (Clause 25) PHYs shall meet the requirements of 25.4.5 in the presence of ($I_{unb} / 2$).

Note - For PDs implementing both Clause 25 and Clause 33, this adds the unbalance current to the requirements in Clause 25.

Editor's Note: Need to move two normative requirements from section 33.3.2.

33.3.3 PD state diagram

The PD state diagram specifies the externally observable behavior of a PD. The PD shall provide the behavior of the state diagram shown in Figure 33–16.

33.3.3.1 Conventions

The notation used in the state diagram follows the conventions of state diagrams as described in 21.5.

PDs regarding the detection . classification, powerup and power on requirements for each pairset/mode

33.3.3.2 Constants

The PD state diagram uses the following constants:

```
V<sub>Reset_th</sub>
Reset voltage threshold (see Table 33–17)
V<sub>Mark_th</sub>
Mark event voltage threshold (see Table 33–17)
class_sig
PD classification, one of either 0, 1, 2, 3, or 4 (see Table 33–16)
```

33.3.3.3 Variables

The PD state diagram uses the following variables:

```
mdi_power_required
```

A control variable indicating the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values:FALSE:PD functionality is disabled. TRUE:PD functionality is enabled.

Change variable pd 2-event as follows:

pd_multi2-event

A control variable indicating whether the PD presents a 2Multiple-Event class signature.

Values:FALSE:PD does not present a 2Multiple -Event class signature.	1
TRUE:PD does present a 2Multiple-Event class signature.	2
pd_dll_capable	3
This variable indicates whether the PD implements Data Link Layer classification.	4
Values: FALSE: The PD does not implement Data Link Layer classification.	5
TRUE: The PD does implement Data Link Layer classification.	6
pd_dll_enabled	7
A variable indicating whether the Data Link Layer classification mechanism is enabled.	8
Values: FALSE: Data Link Layer classification is not enabled.	9
TRUE:Data Link Layer classification is enabled.	10
	11
Change variable pd_max_power as follows:	12
pd_max_power	13
A control variable indicating the max power that the PD may draw from the PSE. See power	14
classifications in Table $33-18$.	15
values:0: PD may draw Class 0 power	10
1. PD may draw Class 1 power 2. DD may draw Class 2 power	1/
2. PD may draw Class 2 power 3: PD may draw Class 2 power	10
5. PD may draw Class 5 power 4: DD may draw Class 4 power	19
4. I D may draw Class 4 power	20
6: PD may draw Class 6 power	21
7: PD may draw Class 7 power	22
8. PD may draw Class 8 power	23
nd reset	25
An implementation-specific control variable that unconditionally resets the PD state diagram to the	26
OFFLINE state.	27
Values: FALSE: The device has not been reset (default).	28
TRUE: The device has been reset.	29
power_received	30
An indication from the circuitry that power is present on the PD's PI.	31
Values: FALSE: The input voltage does not meet the requirements of V _{Port PD} in Table 33–18.	32
TRUE: The input voltage meets the requirements of V _{Port PD} .	33
	34
Change variable present_class_sig as follows:	35
	36
present_class_sig <u>A</u>	37
Controls presenting the classification signature that is used during first two class events (see	38
33.3.5) by the PD.	39
Values: FALSE: The PD classification signature is not to be applied to the link.	40
TRUE: The PD classification signature is to be applied to the link.	41
	42
Insert the new parameter present_class_sig_B after present_class_sig_A as follows:	43 44
	45
present_class_sig_B	46
Controls presenting the classification signature that is used during the third class event and all subacquent class event (see 22.2.5) by the PD	47
Subsequent class events (See 55.5.5) by the FD. Values: FAI SE: The PD classification signature is not to be applied to the link	48
TRUET The PD classification signature is to be applied to the link.	49
TYOL. THE TO elassification signature is to be applied to the link.	50
	51
	52
	53
	54

Change the parameter present det sig as follows: 1 2 3 present det sig 4 Controls presenting the detection signature (see 33.3.4) by the PD. 5 Values: FALSE: A non-valid PD detection signature is to be applied to the link. TRUE: A valid PD detection signature is to be applied to the link over each pairset. 6 7 present mark sig 8 Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD. 9 Values: FALSE: The PD does not present mark event behavior. 10 TRUE: The PD does present mark event behavior. present mps 11 Controls applying MPS (see) to the PD's PI. 12 Values: FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI. 13 TRUE: The MPS is to be applied to the PD's PI. 14 15 Change variable pse dll power type as follows: 16 17 pse dll power leveltype A control variable output by the PD power control state diagram (Figure 33–28) that indicates the 18 19 type power level of the PSE by which the PD is being powered. Values:1: The PSE is has allocated Class 3 power or less a Type 1 PSE (default). 20 2: The PSE is has allocated Class 4 power.a Type 2 PSE. 21 <u>3:</u> The PSE has allocated Class 5 or Class 6 power. 22 4: The PSE has allocated Class 7 or Class 8 power. 23 24 Change variable pse power type as follows: 25 26 pse power leveltype 27 A control variable that indicates to the PD the level of power the PSE is supplying the type of PSE 28 by which it is being powered. 29 Values:1: The PSE is has allocated the PD's requested power or Class 3 power, whichever is less a Type 1 PSE. 30 2: The PSE is has allocated the PD's requested power or Class 4 power, whichever is less a 31 Type 2 PSE. 32 The PSE has allocated the PD's requested power or Class 6 power, whichever is less. 33 <u>3:</u> 4: The PSE has allocated the PD's requested power or Class 8 power, whichever is less. 34 35 V_{PD} 36 37 Voltage at the PD PI as defined in 1.4.422. 38 33.3.3.4 Timers 39 40 41 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops 42 counting upon entering a state where "stop x timer" is asserted. 43 Change the timer tpowerdly timer as follows: 44 45 46 tpowerdly timer 47 A timer used to prevent the Type 2.3, or 4 PD from drawing more than inrush current during the 48 PSE's inrush period; see $T_{delav-2P}$ in Table 33–18. 49 50 51 52 53 54 Insert 33.3.3.4a after 33.3.3.4 as follows:

33.3.3.4a Functions

do_class_timing

This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the classification event. The classification event timing requirements are defined in Table 33–17. This function returns the following variable:

short_mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values: TRUE: The PSE uses Type 3, 4 MPS requirements.

FALSE: The PSE uses Type 1, 2 MPS requirements.

Change State diagram in section 33.3.3.5 as follows:

33.3.3.5 State diagrams



Figure 33–16—PD state diagram

This is an unapproved IEEE Standards draft, subject to change.

1 2

3 4

5

6 7

8



Figure 33–16—PD state diagram (continued)

Editor's Note: PD state diagram needs to be updated for Autoclass and detecting long first class events.

Change Note 1 as follows:

NOTE 1—DO_CLASS_EVENT<u>6</u> **3** creates a defined behavior for a Type 2. <u>Type 3 and Type 4</u> PD that is brought into the classification range repeatedly.

NOTE 2—In general, there is no requirement for a PD to respond with a valid classification signature for any DO_CLASS_EVENT duration less than T_{class} .

33.3.4 PD valid and non-valid detection signatures

Change text in section 33.3.4 as follows:

A PD presents a valid detection signature while it is in a state where it accepts power via the PI, but is not powered via the PI per Figure 33–16.

A PD presents a non-valid detection signature at the PI while it is in a state where it does not accept power via the PI per Figure 33–16.

A Type 2 PD presents a non-valid detection signature when in a mark event state per Figure 33–16.

When a PD presents a valid or non-valid detection signature, it shall present the detection signature at the PI 1 2 between Positive V_{PD} and Negative V_{PD} of PD Mode A and PD Mode B as defined in 33.3.1. When a A 3 Type 1, Type 2, or single-signature Type 3 or Type 4 PD that is powered over only one pairset becomes 4 powered via the PI, it shall present a non-valid detection signature on the set of pairs from which it is not 5 drawing power unpowered pairset. A Type 3 or Type 4 dual-signature PD that is powered over only one pairset shall present a valid detection signature on the unpowered pairset. 6 7 8 Any PD may indicate the ability to accept power on both pairsets using TLV variable PD 4P-ID in Table 79-9 6b or other (TBD) means. 10 Editor's Note: The above sentence requires further study based on the outcome of the 4PID work. 11 12 A PD may or may not present a valid detection signature when in the IDLE state. 13 14 The detection signature is a resistance calculated from two voltage/current measurements made during the 15 detection process as defined in Equation (33-8). 16 17 18 $R_{\text{detect}} = \left\{ \frac{(V_2 - V_1)}{(I_2 - I_1)} \right\}_{\text{O}}$ 19 (33 - 8)20 21 22 where 23 V_1 and V_2 are the first and second voltage measurements made at the PD PI, respectively 24 I_1 and I_2 are the first and second current measurements made at the PD PI, respectively 25 *R*_{detect} is the effective resistance 26 27 A valid PD detection signature shall have the characteristics of Table 33–14. 28 29 A non-valid detection signature shall have one or both of the characteristics in Table 33–15. 30 31 Change Table 33-14 and 33-15 as follows: 32 33 A PD that presents a signature outside of Table 33-14 is non-compliant, while a PD that present the 34 signature of Table 33–15 is assured to fail detection. 35 36 37 Table 33–14—Valid PD detection signature characteristics, measured at PD input connec-38 tor<u>PI</u> 39 40 Conditions Minimum Maximum Unit Parameter 41 42 2.70 V to 10.1 V 23.7 26.3 kΩ R_{detect} 43 (at any 1 V or greater chord within 44 the voltage range conditions) 45 0 1.90 V Voffset See Figure 33-17 46 47 Voltage at the PI 2.70V $I_{Port} = 124 \ \mu A$ 48 Input capacitance 2.70 V to 10.1 V 0.050 0.120 μF 49 50 2.70 V to 10.1 V 0.100 Series input inductance mН 51

- 51 52
- 53 54

Table 33–15—Non-valid PD detection signature characteristics, measured at PD input connectorPI

	Parameter Co		Range of values	Unit
I	R _{detect}	V <u>PD</u> < 10.1 V	Either greater than 45.0 or less than 12.0	kΩ
I	Input capacitance	V <u>PD</u> < 10.1 V	Greater than 10.0	μF



Figure 33–17—Valid PD detection signature offset

33.3.5 PD classifications

Change text in section 33.3.5 as follows:

See 33.2.6 for a general description of classification mechanisms.

The Physical Layer classification of the PD is the maximum power that a Type 1 or Type 2 PD draws across all input voltages and operational modes. The advertised Class during Physical Layer classification of the PD is the maximum power that a Type 3 or Type 4 PD shall draw across all input voltages and operational modes.

A PD may be classified by the PSE based on the Physical Layer classification information, Data Link Layer (<u>DLL</u>) classification, or a combination of both provided by the PD. The intent of PD classification is to provide information about the maximum power required by the PD during operation. Additionally, classification is used to establish mutual identification between Type 2, <u>Type 3 and Type 4</u> PSEs and Type 2, <u>Type 3 and Type 4</u> PDs.

The method of classification depends on the <u>Type</u> of the PD and the <u>Type</u> of the attached PSE. 1 2 A PD shall meet at least one of the allowable classification permutations listed in Table 33–8. 3 4 A PD shall meet at least one of the allowed classification configurations listed in Table 33–15a. 5 6 A Type 1 PD may implement any of the class signatures in 33.3.5 and 33.6. 7 8 Insert new table 33-15a as follows: 9 10 11 Table 33–15a—PD Classification configurations 12 13 Type 1 PD 14 15 No DLL DLL **Physical Layer** 16 Multiple-Event Valid Valid 17 18 Single-Event Valid Valid 19 None Invalid Invalid 20 21 Type 2 PD 22 23 **Physical Layer** No DLL DLL 24 Multiple-Event Invalid Valid 25 26 Single-Event Invalid Invalid 27 Invalid None Invalid 28 29 Type 3, Type 4 PD 30 No DLL DLL **Physical Layer** 31 32 Invalid¹ Valid Multiple-Event 33 Single-Event Invalid Invalid 34 35 Invalid Invalid None 36 Single-signature PDs not capable of drawing more 37 than Class 3 power levels may omit Data Link Layer 38 classification (see 33.6). 39 40 41 Type 2, Type 3, and Type 4 PDs at Class 4 or greater power levels shall implement both 2 Multiple-Event 42 class signature (see 33.3.5.2) and Data Link Layer classification (see 33.6). 43 44 PD classification behavior conforms to the state diagram in Figure 33-16. 45 46 Change title of and text in Section 33.3.5.1 and Table 33-16 as follows: 47 48 33.3.5.1 PD 1-EventSingle-Event class signature 49 50 Class 0 is the default for Type 1 PDs. However, to improve power management at the PSE, a Type 1 PD may 51 opt to provide a signature for Class 1 to 3. 52 53 54

The PD is classified based on power. The Physical Layer classification of the PD is the maximum power that the PD draws across all input voltages and operational modes.

PDs implementing a <u>2Multiple</u>-Event class signature shall return <u>Class 4 class_sig_A</u> in accordance with the maximum power draw, P_{Class_PD} , as specified in <u>Table 33–18</u>. Table 33–16a <u>and the responses specified in</u> <u>Table 33–16a</u>. Type 3 PDs operating with a maximum power draw corresponding to Class 1-3 respond to <u>Single-Event classification by returning a Class signature 1, 2, or 3 in accordance with the maximum power draw, P_{Class_PD} . Since <u>1-EventSingle-Event</u> classification is a subset of <u>2Multiple</u>-Event classification, Type 2, Type 3, and Type 4 PDs operating with a maximum power draw corresponding to Class 4 or higher, respond to <u>1-EventSingle-Event</u> classification with a Class 4 signature. Type 1 PDs may choose to implement a <u>2Multiple</u>-Event class signature and return Class 0, 1, 2, or 3 in accordance with the maximum power draw, P_{Class_PD} . The Type 2, Type 3 and Type 4 PD's classification behavior shall conform to the electrical specifications defined by Table 33–17.</u>

In addition to a valid detection signature, PDs shall provide the characteristics of a classification signature as specified in Table 33–16. A Type 1 and Type 2 PDs shall present one, and only one, classification signature during classification.

Change Table 33-16 as follows:

Parameter	Conditions	Minimum	Maximum	Unit
Current for class signature 0	14.5 V to 20.5 V	0	4.00	mA
Current for class signature 0 (Type 3)	14.5 V to 20.5 V	1.00	4.00	
Current for class signature 1	14.5 V to 20.5 V	9.00	12.0	
Current for class signature 2	14.5 V to 20.5 V	17.0	20.0	
Current for class signature 3	14.5 V to 20.5 V	26.0	30.0	
Current for class signature 4	14.5 V to 20.5 V	36.0	44.0	

Table 33–16—Classification signature, measured at the PD input connectorPI

Change title and text of Section 33.3.5.2 as follows:

33.3.5.2 PD <u>2Multiple</u>-Event class signature

PDs implementing a 2Multiple-Event Physical Layer classification shall present class_sig_A during DO_CLASS_EVENT1 and DO_CLASS_EVENT2 and class_sig_B during DO_CLASS_EVENT3, DO_CLASS_EVENT4, DO_CLASS_EVENT5 and DO_CLASS_EVENT6, as defined in Table 33–16a. elass signature shall return a Class 4 classification signature in accordance with the maximum power draw, P_{Class_PD}, as specified by Table 33–18.

Insert table 33-16a as follows:

<u>PD Type</u>	<u>PD Signature</u>	<u>Class</u>	<u>class_sig_A</u>	<u>class_sig_B</u>	P _{Class_PD} (W)
1		<u>0</u>	<u>0</u>	<u>0</u>	<u>13.0</u>
		<u>1</u>	<u>1</u>	<u>1</u>	<u>3.84</u>
		<u>2</u>	2	2	<u>6.49</u>
		<u>3</u>	<u>3</u>	<u>3</u>	<u>13.0</u>
<u>2</u>		<u>4</u>	<u>4</u>	<u>4</u>	<u>25.5</u>
<u>3</u>	Single-signature	<u>1</u>	<u>1</u>	<u>1</u>	<u>3.84</u>
		<u>2</u>	2	2	<u>6.49</u>
		<u>3</u>	<u>3</u>	<u>3</u>	<u>13.0</u>
		<u>4</u>	<u>4</u>	<u>4</u>	<u>25.5</u>
		<u>5</u>	<u>4</u>	<u>0</u>	<u>40.0</u>
		<u>6</u>	<u>4</u>	<u>1</u>	<u>51.0</u>
	Dual-signature	<u>+</u>	<u>+</u>	Ð	<u>3.84</u>
		<u>2</u>	2	Ð	<u>6.49</u>
		<u>3</u>	<u>3</u>	Ð	<u>13.0</u>
		<u>4</u>	<u>4</u>	<u>0</u>	<u>25.5</u>
<u>4</u>	Single-signature	7	<u>4</u>	2	<u>62.0</u>
		<u>8</u>	<u>4</u>	<u>3</u>	71.0
	Dual-signature	<u>5</u>	<u>4</u>	<u>3</u>	<u>35.5</u>

Table 33–16a—Physical Layer Classifications and Multiple Event Responses

The PD's classification behavior shall conform to the electrical specifications defined by Table 33–17.

Until successful <u>2Multiple</u>-Event Physical Layer classification or Data Link Layer classification has completed, a Type 2<u>, Type 3 and Type 4</u> PD's pse_power_<u>leveltype</u> state variable is set to '1'. <u>A-Type 2</u>, <u>Type 3 and Type 4</u> PDs shall conform to the electrical requirements as defined by Table 33–18 for the <u>level</u> type defined in <u>the</u> pse_power_<u>leveltype</u> state variable.

Dual-signature PDs shall advertise a class signature of 1, 2, 3, 4, or 5 on each pairset. The Class advertised on each pairset is the power requested by the PD on that pairset. Dual-signature PDs may advertise a different class signature on each pairset. It is not recommended to use different class signatures if the dualsignature PD powers a single electrical load.

Type 3 and Type 4 PDs may determine if the PSE they are connected to supports low MPS by measuring the length of the first class event. The default value for short_mps is FALSE. If it chooses to implement low MPS, a PD may set short_mps to TRUE if the first class finger is longer than $T_{LCF_{PD}}$ min and shall set short_mps to TRUE if the first class finger is longer than $T_{LCF_{PD}}$ max.

NOTE : See Table 33–16 for definition of class signatures 1-4.

Item	Parameter	Symbol	Units	Min	Max	Additional information
1	Class event voltage	V _{Class}	V	14.5	20.5	
2	Mark event voltage	V _{Mark}	V	6.90	10.1	
3	Mark event current	I _{Mark}	mA	0.250	4.00	See 33.3.5.2.1
4	Mark event threshold	V _{Mark_th}	V	10.1	14.5	See 33.3.5.2.1
5	Classification reset threshold	V _{Reset_th}	V	2.81	6.90	See 33.3.5.2.1
6	Classification reset voltage	V _{Reset}	V	0	2.81	See 33.3.5.2.1
7	Long first class event timing	T _{LCF_PD}	ms	<u>75.5</u>	<u>87.5</u>	<u>See 33.3.8</u>

Table 33–17—2Multiple-Event Physical Layer classification electrical requirements

33.3.5.2.1 Mark Event behavior

Change text in section 33.3.5.2.1 as follows:

When the PD is presenting a mark event signature as shown in the state diagram of Figure 33–16, the PD shall draw I_{Mark} as defined in Table 33–17 and present a non-valid detection signature as defined in Table 33–15.

The PD shall not exceed the I_{Mark} current limits when voltage at the PI enters the V_{Mark} specification as defined in Table 33–17.

 V_{Mark_th} is the PI voltage threshold at which the PD implementing <u>2Multiple</u>-Event class signature transitions into and out of the DO_CLASS_EVENT1, or DO_CLASS_EVENT2, <u>DO_CLASS_EVENT3</u>, <u>DO_CLASS_EVENT4</u>, <u>DO_CLASS_EVENT5</u> or <u>DO_CLASS_EVENT6</u> states as shown in Figure 33–16.

The PD shall draw I_{Mark} until the PD transitions from a DO_MARK_EVENT state to the IDLE state.

 $V_{\text{Reset th}}$ is the PI voltage threshold at which the PD implementing <u>2Multiple</u>-Event class signature transitions from a DO_MARK_EVENT state to the IDLE state as shown in Figure 33–16.

Insert the new section 33.3.5.3 after Section 33.3.5.2.1 as follows:

33.3.5.3 Autoclass

Type 3 and Type 4 PDs may choose to implement an extension of Physical Layer classification known as Autoclass. The purpose of Autoclass is to allow the PSE to determine the actual maximum power draw of the connected PD. See Annex 33C for more information on Autoclass.

A PD implementing Autoclass shall respond to Physical Layer classification as specified in 33.3.5.1 and 33.3.5.2 with the exception that the PD shall change its current during the first class event to class signature '0' no earlier than T_{ACS} min and no later than T_{ACS} max (as defined in Table 33–17a).

After power up, a PD implementing Autoclass shall draw its highest required power, subject to the requirements on $P_{Class PD}$ in 33.3.7.2, throughout the period bounded by $T_{AUTO PD1}$ and $T_{AUTO PD2}$, measured

from when V_{Port_PD} rises above V_{Port_PD} min. The PD shall not draw more power than the power consumed during the time from T_{AUTO_PD1} to T_{AUTO_PD2} (as defined in Table 33–17a) at any point until V_{Port_PD} falls below $V_{Reset_{th}}$ unless the PD successfully negotiates a higher power level, up to the advertised Physical Layer classification, through Data Link Layer classification as defined in section 33.6.

Item	Parameter	Symbol	Units	Min	Max	Additional Information
1	Autoclass signature timing	T _{ACS}	ms	75.5	87.5	Measured from transition to state DO_CLASS_EVENT_1
2	Autoclass power draw start time	T _{AUTO_PD1}	S		1.35	Measured from when $V_{Port_{PD}}$ rises above $V_{Port_{PD}}$ min
3	Autoclass power draw end time	T _{AUTO_PD2}	S	3.65		Measured from when $V_{Port_{PD}}$ rises above $V_{Port_{PD}}$ min

Table 33–17a—Autoclass PD timing requirements

33.3.6 PSE Type identification

Change the text of section 33.3.6 as follows:

A Type 2 PD shall identify the PSE Type as either Type 1 or Type 2 (see Figure 33–16).

A PD shall identify a PSE Type as a Type lower or equal to its own Type.

A PD connected to a higher PSE Type than its own may identify that PSE as its own Type.

The default value of pse_power_leveltype is 1. After a successful <u>2Multiple</u>-Event Physical Layer classification has completed the pse_power_level is set to either 1, 2, 3, or 4.or After a successful Data Link Layer classification has completed, the pse_power_leveltype is set to either 1, 2, 3 or 4.

The PD resets the pse_power_leveltype to '1' when the PD enters the DO_DETECTION state.

wed with regards to DS PDs

33.3.7 PD power

The power supply of the PD shall operate within the characteristics in Table 33–18.

e (to be removed prior to D2.0): All PD power text should be rev

The PD may be capable of drawing power from a local power source. When a local power source is provided, the PD may draw some, none, or all of its power from the PI.

Change Table 33-18 as follows:

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional information
1	Input voltage <u>per pairset</u>						
	Class 1	V _{Port_PD-2P}	V	<u>42.1 37.0</u>	57.0	1 <u>. 3</u>	See 33.3.7.1,
	<u>Class 2</u>			<u>40.8</u> 42.5		1 <u>. 3</u>	1able 33–1
	<u>Class 0, 3</u>			<u>37.0</u>		<u>1, 3</u>	
	<u>Class 4</u>			<u>42.5</u>		2 <u>, 3</u>	
	Class 5, single-signature PD			<u>44.3</u>		<u>3</u>	
	Class 5, dual-signature PD			<u>41.2</u>		4	
	<u>Class 6</u>			<u>42.5</u>		<u>3</u>	
	Class 7			<u>42.9</u>		<u>4</u>	
	Class 8			<u>41.2</u>		<u>4</u>	
2	Transient operating input voltage <u>per pairset</u>	V _{Tran_lo-2P}	V	36.0		2 <u>, 3,</u> <u>4</u>	For time dura- tion defined in 33.2.7.2
3	Input voltage range per pair-	V _{Overload-2P}	V	36.0	57.0	1	See 33.3.7.4,
	set_during overload			41.4	57.0	2 <u>, 3</u>	Table 33–1
				<u>39.5</u>	<u>57.0</u>	<u>4</u>	-
4	Input average power, Class 0 and Class 3	P <u>Port_PD</u> PClass_PD	W		$\frac{\underline{P}_{\underline{Class}}\underline{PD}^{1}}{13.0}$	1 <u>, 2,</u> <u>3, 4</u>	See 33.3.7.2, Table 33–1, Table 33–16a
	Input average power, Class 1		-		3.84	1	
	Input average power, Class 2		-		6.49	1	
	Input average power, Class 4		-		25.5	2	
5	Input inrush current	I _{Inrush_PD}	A		0.400	1, 2	Peak value See 33.3.7.3

Table 33–18—PD power supply limits

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional information
5	Input inrush current	I _{Inrush_} PD	A		0.400	All	Peak value— See 33.3.7.3. For single sig- nature PD Class 0-4.
	Input inrush current per pair- set	I _{Inrush_} PD-2P			0.400		For dual signa- ture PDs with different class over cach pair- set, this requirement applies over each pairset.
5a	Total inrush current	I _{Inrush_PD}	A		0.400	3,4	Peak value— See 33.3.7.3. Single-signa- ture PDs Class 5-6. Dual-sig- nature PDs with the same Class.
5b	Total inrush current	I _{Inrush_} PD-2P	A		0.300/TBD	3, 4	Peak value— See 33.3.7.3. Single signa- ture PDs Class 5-6. Dual-sig- nature PDs with the same class.
5c	Total inrush current	I _{Inrush_PD}	A		0.800	4	Peak value— See 33.3.7.3. Single-signa- ture PDs Class 7-8. Dual Sig- nature PDs with the same class.
5d	Input inrush current per pair- set	I _{Inrush_PD-2P}	A		0.600	4	Peak value see 33.3.7.3. Sin- gle-signature PDs Class 7-8. Dual-signa- ture PDs with the same class .
6	Inrush to operating state delay	T _{delay}	S	0.080		2 <u>, 3,</u> <u>4</u>	See 33.3.7.3 Single-signa- ture PDs only
6	Inrush to operating state	Tdolog 2P	s	0.080		3.4	Dual-signa-
<u>-6a</u>							

Table 33–18—PD power supply limits (continued)

I

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional information
7	Peak operating power			l		4	
	Class 0 and Class 3	P _{Peak_PD}	W		14.4	1 <u>, 3</u>	See 33.3.7.4
	Class 1	-			5.00	1 <u>, 3</u>	*
	Class 2	-			8.36	1 <u>, 3</u>	*
	Class 4				$1.11 \times P_{Class_{PD}}$	2 <u>, 3</u>	•
	Class 5 to 8				$\frac{1.05 \times}{P_{Class_{PD}}}$	<u>3, 4</u>	Ť
8	Input current transient (absolute value)		mA/ μs		4.70	1, 2, <u>All</u>	See 33.3.7.5
9	PI capacitance during MDI_POWER states	C _{Port}	μF	5.00		1, 2,_ <u>All</u>	See 33.3.7.6, 33.3.7.3
10	Ripple and noise						
	< 500 Hz		V _{pp}		0.500	1,2,	See 33.3.7.7.
	500 Hz to 150 kHz		PP		0.200	All	source imped
	150 kHz to 500 kHz				0.150		ance: R _{Ch}
	500 kHz to 1 MHz				0.100		
11	a) PD Power supply turn on voltage	V _{On_PD}	V		42.0	<u>1, 2, </u> <u>All</u>	See 33.3.7.1
	b) PD power supply turn off voltage	V _{Off_PD}	V	30.0		<u>1, 2,</u> <u>All</u>	
12	PD classification stability time	T _{class}	S		0.005	1, 2, <u>All</u>	See 33.3.7.8
13	Backfeed voltage	V _{bfd}	V		2.80	1, 2, <u>All</u>	See 33.3.7.9

Table 33–18—PD power supply limits (continued)

¹Class 6 and Class 8 PDs may exceed $P_{Class PD}$ under certain conditions (see 33.3.7.2)

33.3.7.1 Input voltage

Change text of Section 33.3.7.1 as follows:

The specification for $V_{Port_PD_2P}$ in Table 33–18 is for the input voltage range after startup (see 33.3.7.3), and accounts for loss in the cabling plant. Note, $V_{PD_2P} = V_{PSE=2P} - (R_{Chan} \times I_{Port=2P})$.

The PD shall turn on at a voltage less than or equal to V_{On_PD} . After the PD turns on, the PD shall stay on over the entire $V_{Port_PD_2P}$ range. The PD shall turn off at a voltage less than $V_{Port_PD_2P}$ minimum and greater than or equal to V_{Off_PD} .

The PD shall turn on or off without startup oscillation and within the first trial at any load value when fed by $V_{Port_PSE_2P}$ min to $V_{Port_PSE_2P}$ max (as defined in Table 33–11) with a series resistance within the range of <u>R_{Ch} valid Channel Resistance</u>.

33.3.7.2 Input average power

Change text of section 33.3.7.2 as follows:

<u>P_{Class PD}</u> in Table 33–18 is determined by the Class assigned by the PSE. <u>P_{Class PD}</u> values for each Class are shown in Table 33–16a. The assigned PSE Class is determined by the number of classification events and the advertised Class by the PD, as shown in Table 33–7, Table 33–7a, and Table 33–7b. The maximum average power, P_{Class PD} in <u>Table 33–16a</u> and Table 33–18 or PDMaxPowerValue in 33.6.3.3, is calculated over a 1 second interval. PDs may dynamically adjust their maximum required operating power below P_{Class PD} as described in 33.6. <u>PDs may also adjust their maximum required operating power below</u> P_{Class PD} by using Autoclass (see 33.3.5.3).

NOTE—Average power is calculated using any sliding window with a width of 1 s.

For Class 6 or Class 8 PDs, $P_{Class PD}$ is the maximum power the PD shall consume when no additional information is available to the PD regarding actual channel DC resistance. If such a PD has additional information and does not cause the PSE to source more than P_{Class} it may exceed $P_{Class PD}$.

33.3.7.2.1 System stability test conditions during startup and steady state operation

When the PD is fed by $V_{Port_{PSE}}$ min to $V_{Port_{PSE}}$ max with R_{Ch} (as defined in Table 33–1) in series, $P_{Port_{PD}}$ shall be defined as shown in Equation (33–9):

$$P_{\text{Port}_PD} = \{V_{\text{Port}_PD} \times I_{\text{Port}}\}_{W}$$
(33-9)

where

P _{Port PD}	is the average input power at the PD PI
V _{Port PD}	is the static input voltage at the PD PI
I _{Port}	is the input current, either DC or RMS

NOTE—When connected together as a system, the PSE and PD might exhibit instability at the PSE side, the PD side, or both due to the presence of negative impedance at the PD input. See Annex 33A for PD design guidelines for stable operation.

33.3.7.3 Input inrush current

Replace first paragraph of Section 33.3.7.3 with the following:

Inrush current is drawn during the startup period beginning with the application of input voltage at the PI compliant with V_{port_PD-2P} requirements as defined in Table 33–16a, and ending when C_{Port} has reached a steady state and is charged to 99% of its final value. This period shall be less than $T_{Inrush-2P}$ min per Table 33–11. All PDs shall consume a maximum of Class 3 power for at least $T_{delay-2P}$ min. This allows the PSE to properly complete inrush.

Editor's Note: This paragraph has changed as a result of MR1277. Do not change this paragraph without consulting the request of MR1277.

Change second, third and fourth paragraph of Section 33.3.7.3 as follows:

<u>Type 2_PDs with pse_power_type state variable set to 2 prior to power-on shall behave like a Type 1 PD for at least T_{delay} -min. $T_{delay-2P}$ for each pairset starts when V_{PD-2P} crosses the PD power supply turn on voltage, V_{On_PD} . This delay is required so that the Type 2. Type 3 and Type 4 PD does not enter a high power state before the PSE has had time to switch current limits <u>on each pairset</u> from $I_{Inrush-2P}$ to I_{LIM-2P} .</u>

For PDs operating at Class 0 to 6:

Input inrush current at startup is limited by the PSE if $C_{Port} \underline{per pairset} < 180 \ \mu\text{F}$, as specified in Table 33–11. If $C_{Port} \underline{per pairset} \ge 180 \ \mu\text{F}$, input inrush current shall be limited by the PD so that $I_{Inrush} \underline{PD} \underline{and} I_{Inrush} \underline{PD}$. 2P per pairset max is satisfied.

Insert the following paragraphs:

For Type 3 and Type 4 PDs operating class 1 – 5 dual signature PDs:-Input inrush current at startup is limited by the PSE if C_{Port} per pairset < 180 µF, as specified in Table 33–11. If C_{Port} per pairset \geq 180 µF, input inrush current shall be limited by the PD so that I_{Inrush_PD} max and $I_{Inrush_PD_2P}$ max is satisfied.

For Type 4 PDs operating class 7 and 8 single signature PDs:

Input inrush current at startup is limited by the PSE if C_{Port} per pairset < 360 µF, as specified in Table 33–11. If C_{Port} per pairset \geq 360 µF, input inrush current shall be limited by the PD so that $I_{Inrush_{PD}}$ max and $I_{Inrush_{PD}-2P}$ max is satisfied.

Insert the following note at the end of section 33.3.7.3 as follows:

NOTE— PDs may be subjected to PSE POWER_ON current limits during inrush when the PD input voltages reaches 99% of steady state or after $T_{inrush-2P}$ min. See 33.2.7.4 for details.

 C_{Port} in Table 33–18 is the total PD input capacitance during POWER_UP and POWER_ON states that a PSE encounters when operating one or both pairsets, when connected to a single signature PD. When a PSE is connected to a dual-signature PD, C_{Port} value requirements are specified in 33.3.7.6. See Figure 33–17a for a simplified PSE-PD C_{Port} interpretation model.



33.3.7.4 Peak operating power

Change text in section 33.3.7.4 as follows:

V_{Overload-2P} is the PD PI voltage when the PD is drawing the permissible P_{Peak PD}.

At any static voltage at the PI, and any PD operating condition, with the exception of Class 6 or Class 8 PDs when additional channel DC resistance information is available to the PD, the peak power shall not exceed

 P_{Class_PD} max for more than T_{CUT-2P} min, as defined in Table 33–11 and 5% duty cycle. Peak operating power shall not exceed P_{Peak} max.

For Class 6 and Class 8 PDs, when additional information is available to the PD regarding actual channel DC resistance, in any operating condition with any static voltage at the PI, the peak power shall not exceed P_{Class} at the PSE PI for more than T_{CUT} min, as defined in Table 33–11 and with 5% duty cycle.

Ripple current content (I_{Port_ac}) superimposed on the DC current level (I_{Port_dc}) is allowed if the total input power is less than or equal to $P_{Class_{PD}} \max_{or P_{Class}} at the PSE PI for Class 6 and Class 8 PDs.$

The RMS, DC and ripple current shall be bounded by Equation (33–10):

$$I_{\text{Port}} = \{\sqrt{(I_{\text{Port} dc})^2 + (I_{\text{Port} ac})^2}\}_{\text{A}}$$
(33–10)

where

I _{Port}	is the RMS input current
I _{Port dc}	is the DC component of the input current
I _{Port_ac}	is the RMS value of the AC component of the input current

The maximum I_{Port} value for all <u>PDs except those in Class 6 or Class 8, over the operating V_{Port_PD-2P} range shall be defined by Equation (33–11) the following equation:</u>

Replace Equation 33-11 with the following:

$I_{\text{portmax}} =$	$\left\{\frac{P_{\text{Class_PD}}}{V_{\text{Port_PD-2P}}}\right\}$.} _A (33-	-11)
------------------------	--	----------------------	------

where

<i>I</i> _{portmax}	is the maximum DC and RMS input current
V _{Port PD-2P}	is the static input voltage minimum specified input voltage at the a PD pairsetPI
$P_{\text{Class PD}}$	is the maximum power, $P_{\text{Class PD}}$ max, as defined in Table 33–18

The maximum I_{Port} value for all PDs in Class 6 or Class 8, over the operating V_{Port_PD-2P} range shall be defined by Equation (33–11a):

Insert new Equation 33-11a as follows:

$$I_{\text{portmax}} = \left\{ \frac{P_{Class}}{V_{PSE}} \right\}_{A}$$
(33–11a)

where

<i>I</i> _{portmax}	is the maximum RMS input current
P _{Class}	is the allocated eClass power as defined in 33.2.6 and Equation (33–3)
V _{PSE}	is the voltage at the PSE PI as defined in 1.4.426

Peak power, $P_{\text{Peak}_{PD}}$, for Class 4 is based on Equation (33–12). <u>Peak power, $P_{\text{Peak}_{PD}}$, for Class 5 through 8 is based on Equation (33–12a). Equation (33–12) and Equation (33–12a) are used to which approximates the ratiometric peak powers of Class 0 through Class <u>83</u>. This equation may be used to calculate peak operating power for $P_{\text{Peak}_{PD}}$ values obtained via Data Link Layer classification <u>or Autoclass</u>.</u>

Copyright © 2014 IEEE. All rights reserved.

$P_{\text{Peak PD}} = \{1.11$	$\times P_{\text{Class PD}}$	(33–12)

$$P_{\text{Peak PD}} = \{1.05 \times P_{\text{Class PD}}\}_{\text{W}}$$
(33–12a)

where

P _{Peak PD}	is the peak operating power
P _{Class} PD	is the input average power

NOTE—The duty cycle of the peak current is calculated using any sliding window with a width of 1 s.

33.3.7.5 Peak transient current

Change text in section 33.3.7.5 as follows:

When the input voltage at the PI is static and in the range of V_{Port_PD} defined by Table 33–18, the transient current drawn by the <u>a single-signature_PD</u> shall not exceed 4.70 mA/µs in either polarity. <u>A dual-signature_PD shall not exceed 4.70 mA/µs in either polarity per pairset under the same conditions.</u> This limitation applies after inrush has completed (33.3.7.3) and before the PD has disconnected.

Under normal operating conditions when there are no transients applied at the PD PI, <u>Class 6 or Class 8 PDs</u>, <u>shall operate below the PD extended template defined in Figure 33–18</u>. PDs of all other <u>Classes the PD</u> shall operate below the PD upperbound template defined in Figure 33–18. <u>See 33.3.7.2 for details on Class 6 and Class 8 PD allowances</u>.



Insert Equation 33-13a and text after equation 33-13 as follows:

The PD extended template in Figure 33–18, P_{PDET}, is described by Equation (33–13):

$$P_{\text{PDET}}(t) = \begin{cases} I_{\text{Peak}} \times V_{PSE} \text{ for } (0 \le t < T_{\text{cutmin}}) \\ P_{\text{Class}} \text{ for } (T_{\text{cutmin}} \le t) \end{cases} \\ W \end{cases}$$
(33–13a)

where

t	is the duration in seconds that the PD sinks I _{Port}	
<i>I</i> _{Peak}	is the peak operating current, I_{Peak} max, as defined in Equation (33–4)	
V_{PSE}	is the voltage at the PSE.	
P _{Class}	is the minimum power output by the PSE, as defined in Table 33-7,	
	Table 33–7a and 33.2.6.	
T _{cutmin}	is $T_{\text{CUT-2P}}$ min, as defined in Table 33–11	

During PSE transient conditions in which the voltage at the PI is undergoing dynamic change, the PSE is responsible for limiting the transient current drawn by the PD for at least $T_{\text{LIM-2P}}$ min as defined in Table 33–11.

33.3.7.6 PD behavior during transients at the PSE PI

Change text in section 33.3.7.6 as follows:

meet this requirement for each pairset.

<u>A PD shall continue to operate without interruption in the presence of transients at the PSE PI as defined in 33.2.7.2. A single-signature PD shall include C_{port} as defined in Table 33–18. A dual-signature PD shall</u>

Editor's Note: 1. Type 3 and Type 4 to be added (to parts other than the newly added first paragraph).

PDs with power draw greater than Class 4 may require extra capacitance to maintain operation during PSE transients. Class 5 and 6 single-signature PDs will meet the requirement with $C_{port} \ge 10\mu$ F. Class 5 dual-signature PDs should include these C_{port} values at each pairset. Class 7 and 8 single-signature PDs will meet this requirement with $C_{port} \ge 20\mu$ F.

A Type 1 PD with input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. A Type 2-<u>or Type 3</u> PD with peak power draw that does not exceed P_{Class_PD} max and has an input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. <u>A Type 4 PD with peak power draw that does not exceed P_{Class PD} max and has an input capacitance of 360 μ F or less requires no special considerations with regard to transients at the PD PI. <u>A Type 4 PD with peak power draw that does not exceed P_{Class PD} max and has an input capacitance of 360 μ F or less requires no special considerations with regards to transients at the PD PI. PDs that do not meet these requirements shall comply with the following:</u></u>

- a) A Type 1 PD input current shall not exceed the PD upperbound template (see Figure 33–18) after T_{LIM} min (see Table 33–11 for a Type 1 PSE) when the following input voltage is applied. A current limited voltage source is applied to the PI through a R_{Ch} resistance (see Table 33–1). The current limit meets Equation (33–14) and the voltage ramps from V_{Port_PSE} min to V_{Port_PSE} max at 2250 V/s.
- A Type 2 or Type 3 PD that demands less than Class 5 power levels shall meet both of the following:
 - a) The PD input current spike shall not exceed 2.5 A and shall settle below the PD upperbound template (see Figure 33–18) within 4 ms. During this test, the PD PI voltage is driven from $\frac{50 \text{ VV}_{\text{Port} \text{ PSE min}}{1.5 \Omega}$, and a source that supports a current greater than 2.5 A.
 - b) The PD shall not exceed the PD upperbound template beyond T_{LIM} min under worst-case current draw under the following conditions. The input voltage source drives V_{PD} from V_{Port_PSE} min to 56 V at 2250 V/s, the source impedance within 2.5% offs R_{Ch} (see Table 33–1), and the voltage source limits the current to MDI I_{LIM-2P} per Equation (33–14).

Change equation 33-14 as follows:

The current limit per pairset at the MDI (MDI ILIM-2P) is defined by Equation (33-14):

$$\{pse_{\text{ILIM-2P min}}\}_{\text{mA}} < \{mdi_{\text{ILIM-2P}}\}_{\text{mA}} \le \{pse_{\text{ILIM-2P min}}\}_{\text{mA}} + 5.00_{\text{mA}}$$
(33–14)

where

pse _{ILIM-2Pmin}	is the PSE I _{LIM-2P} min as defined in Table 33–11	51
mdi _{ILIM-2P}	is the per pairset current limit at the MDI (MDI $I_{\rm LDM}$)	52
		53

Append the following text to section 33.3.7.6

A Type 3 PD that demands Class 5 power levels shall meet both of the following:

- a) The PD mode input current spike shall not exceed 2.5 A and shall settle below the PD upperbound template value (see Figure 33–18) within 4ms. During the test, the voltage of both PD modes is driven from $V_{Port_{PSE\ min}}$ to $V_{Port_{PSE\ min}} + 2.5$ V at greater than 3.5 V/µs, a source impedance within 2.5% of 1.5 Ω , and a source that supports a current greater than 5.0 A.
- b) The PD shall not exceed the PD upperbound template beyond T_{LIM} min under worst-case current draw under the following conditions. The input voltage source drives both PD Modes from $V_{Port_PSE\ min}$ to 56 V at 2250 V/µs, the source impedance within 2.5% of R_{Ch} as defined in Table 33–1, and the voltage source limits the current to MDI I_{LIM-2P} per Equation (33–14).

A Type 3 or Type 4 PD that demands more than Class 5 power levels shall meet both of the following:

- a) The PD mode input current spike shall not exceed 3.0 A and shall settle below the PD extended template value (see Figure 33–18) within 4 ms. During the test, the voltage of both PD modes is driven from V_{Port_PSE} min to V_{Port_PSE} min + 2.5 V at greater than 3.5 V/µs, a source impedance within 2.5% of 1.5Ω , and a source that supports a current greater than 5.0 A.
- b) The PD shall not exceed the PD upperbound template beyond T_{LIM} min under worst-case current draw under the following conditions. The input voltage source drives both PD Modes from $V_{Port_{PSE}}$ min to 56 V at 2250 V/µs, the source impedance within 2.5% of R_{Ch} as defined in Table 33–1, and the voltage source limits the current to MDI I_{LIM-2P} per Equation (33–14).

33.3.7.7 Ripple and noise

Change first paragraph of Section 33.3.7.7 as follows:

The specification for ripple and noise in Table 33–18 shall be for the common-mode and/or differential pairto-pair noise at the PD PI generated by the PD circuitry. The ripple and noise specification shall be for all operating voltages in the range of $V_{Port_{PD-2P}}$, and over the range of input power of the device.

The PD shall operate correctly in the presence of ripple and noise generated by the PSE that appears at the PD PI. These levels are specified in Table 33–11, item 3.

Limits are provided to preserve data integrity. To meet EMI standards, lower values may be needed.

The system designer is advised to assume the worst-case condition in which both PSE and PD generate the maximum noise allowed by Table 33–11 and Table 33–18, which may cause a higher noise level to appear at the PI than the standalone case as specified by this clause.

33.3.7.8 PD classification stability time

Following a valid detection and a rising voltage transition from V_{valid} to V_{Class} , the PD Physical Layer classification signature shall be valid within T_{class} as specified in Table 33–18 and remain valid for the duration of the classification period.

33.3.7.9 Backfeed voltage

When V_{Port_PD} max is applied across the PI at either polarity specified on the conductors for Mode A according to Table 33–13, the voltage measured across the PI for Mode B with a 100 k Ω load resistor connected shall not exceed V_{bfd} max as specified in Table 33–18. When V_{Port_PD} max is applied across the PI
at either polarity specified on the conductors for Mode B according to Table 33–13, the voltage measured across the PI for Mode A with a 100 k Ω load resistor connected shall not exceed V_{bfd} max.

Insert new section 33.3.7.10 after section 33.3.7.9 as follows:

33.3.7.10 PD PI pair-to-pair resistance and current unbalance

All Class 5 and higher PDs shall not exceed $I_{con-2P-unb}$ for longer than T_{CUT-2P} min as defined in Table 33– 11 on any pair. PDs shall meet this requirement when connected to a common source voltage through a resistance of $R_{source_min}=0.16 \ \Omega \pm 1\%$ and $R_{source_max}=0.19 \ \Omega \pm 1\%$ to PD PI pairs of the same polarity for all PD operating conditions as shown in Figure 33–18a. R_{source_min} and R_{source_max} represent the V_{in} source impedance that consists of the PSE PI components (R_{PSE_min} and R_{PSE_max} as specified in 33.2.7.4.1) and the channel resistance. I_A and I_B are the pair currents of pairs with the same polarity. See Annex 33A.5 for design guide lines for meeting the above requirements.



Figure 33–18a—PD PI pair-to-pair test circuit

Editor's Note: Longer channel resistances need to be added.

 R_{PSE_max} and R_{PSE_min} represents PSE and channel effective source impedance that includes the effect of $V_{Port\ PSE\ diff}$ as specified in Table 33–11.

Change 33.3.8 as follows:

33.3.8 PD Maintain Power Signature

In order to maintain power, the PD shall provide a valid <u>A PD that requires power from the PI shall provide</u> <u>a valid</u> Maintain Power Signature (MPS) at the PI. <u>A PD that does not maintain the MPS components</u> <u>mentioned above may have its power removed within the limits of T_{MPDO} as specified in Table 33–11.</u>

The MPS <u>shall consist of current draw equal to or above I_{port_MPS} for a minimum duration of T_{MPS_PD} measured at the PD PI followed by an optional MPS dropout for no longer than T_{MPDO_PD} . The values of I_{port_MPS} T_{MPS_PD} , and T_{MPDO_PD} are shown in Table 33–19a. A Type 1 or Type 2 PD, or a PD which does not detect a long first class event, shall in addition show the input impedance with resistive and capacitive components defined in Table 33–19.</u>

<u>Type 3 and Type 4 PDs that detect a long first class event in the range of $T_{LCF_{PD}}$ may reduce $T_{MPS_{PD}}$ in order to draw a lower standby MPS power. In absence of a long first class event the minimum $T_{MPS_{PD}}$ is higher, and the standby MPS power is also higher.</u>

<u>A Type 3 or Type 4 PD shall have T_{MPS PD} measured with a series resistance representing the worst case cable resistance between the measurement point and the PD PI.</u>

<u>PDs using Autoclass shall use the I_{port_MPS} associated with the PD Class assigned by the PSE during Physical Layer classification.</u>

See Annex 33F for PD design guidelines for MPS behavior.

Editor's Note: Informative annex on MPS behavior and design guidelines to be added.

A PD that does not maintain the MPS components in a) and b) mentioned above may have its power removed within the limits of T_{MPDO} as specified in Table 33–11.

Powered PDs that no longer require power<u>, and identify the PSE as Type 1 or Type 2</u>, shall remove both <u>the current draw and impedance</u> components a) and b) of the MPS. To cause <u>Type 1 and Type 2</u> PSE power removal, the impedance of the PI should rise above Z_{ac2} as specified in Table 33–12.

Powered PDs that no longer require power, and identify the PSE as Type 3 or Type 4, shall remove the current draw component and may remove the impedance components of the MPS.

Table 33–19—PD Maintain Power Signature

Item	Parameter	Symbol	Unit	Min	Max	Additional information
+	Input current	I _{Port_MPS}	A	0.010	-	See-
1	Input resistance	R _{pd_d}	kΩ		26.3	
2	Input capacitance	C _{pd_d}	μF	0.050		See Table 33–12

NOTE A PD with $C_{port} > 180 \ \mu$ F may not be able to meet the I_{Port} MPS specification in Table 33–19 during the maximum allowed port voltage droop (V_{Port} PSE max to V_{Port} ma

Insert Table 33-19a as follows:

Item	Parameter	Symbol	Units	Min	Max	PD Type	Conditions
1	Input Current	I _{Port_MPS}	A	0.01		1-4	 All Type 1 and Type 2 PDs and Type 3 single-signature PDs with P_{class} PD ≤ PD <u>C</u>lass 4 power limit. Total PD current is sum of both pairsets.
				0.016		3, 4	 Single-signature PDs with P_{class PD} > PD Class 4 power limit. Total PD current is sum of both pairsets.
				0.008		3, 4	- Dual-signature PDs
							- Applies to each powered pairset.
2	PD Maintain	T _{MPS_PD}	ms	75		1, 2	
	Time					3, 4	short_mps = FALSE
				7		3, 4	<u>short_mps = TRUE</u>
3	PD Drop Out Period	T _{MPDO_PD}	ms		250	1, 2	
	1 01100					3, 4	short_mps = FALSE
					310	3, 4	<u>_short_mps = TRUE</u>

Table 33–19a—PD DC Maintain Power Signature

NOTE—PDs may not be able to meet the I_{Port_MPS} specification in Table 33–19a during the maximum allowed port voltage droop (V_{Port_PSE} max to V_{Port_PSE} min with series resistance R_{Ch}). Such a PD should increase its I_{Port} min or make other such provisions to meet the Maintain Power Signature.

33.4 Additional electrical specifications

Change text in section 33.4 as follows:

This clause defines additional electrical specifications for both the PSE and PD. The specifications apply for all PSE and PD operating conditions at the cabling side of the mated connection of the PI. The requirements apply during data transmission only when specified as an operating condition.

The requirements of 33.4 are consistent with the requirements of the 10BASE-T MAU and the 100BASE-TX, and 1000BASE-T, and <u>10GBASE-T</u> PHYs.

33.4.1 Isolation

Change text in section 33.4.1 as follows:

PDs and PSEs shall provide isolation between all accessible external conductors, including frame ground (if any), and all MDI leads including those not used by the PD or PSE. Any equipment that can be connected to a PSE or PD through a non-MDI connector that is not isolated from the MDI leads needs to provide isolation between all accessible external conductors, including frame ground (if any), and the non-MDI connector. Accessible external conductors are specified in subclause 6.2.1 b) of IEC 60950-1 and IEC 62368-1:2001.

This electrical isolation shall withstand at least one of the following electrical strength tests:

- a) 1500 V rms at 50 Hz to 60 Hz for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1 and IEC 62368-1:2001.
- b) 2250 V dc for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1 and IEC 62368-1;2001.
- c) An impulse test consisting of a 1500 V, $10/700 \,\mu$ s waveform, applied 10 times, with a 60 s interval between pulses. The shape of the impulses shall be $10/700 \,\mu$ s (10 μ s virtual front time, 700 μ s virtual time of half value), as defined in IEC 60950-1 and IEC 62368-1:2001 Annex N.

There shall be no insulation breakdown, as defined in subclause 5.2.2 of IEC 60950-1 and IEC 62368-1:2001, during the test. The resistance after the test shall be at least 2 M Ω , measured at 500 V dc.

Conductive link segments that have differing isolation and grounding requirements shall have those requirements provided by the port-to-port isolation of network interface devices (NID).

33.4.1.1 Electrical isolation environments

There are two electrical power distribution environments to be considered that require different electrical isolation properties. They are as follows:

- Environment A: When a LAN or LAN segment, with all its associated interconnected equipment, is entirely contained within a single low-voltage power distribution system and within a single building.
- Environment B: When a LAN crosses the boundary between separate power distribution systems or the boundaries of a single building.

33.4.1.1.1 Environment A requirements

Attachment of network segments via NIDs that have multiple instances of a twisted pair MDI requires electrical isolation between each segment and the protective ground of the NID.

For NIDs, the requirement for isolation is encompassed within the isolation requirements of the MAU or PHY (see 14.3.1.1, 25.4.6, and 40.6.1.1.). Equipment with multiple instances of PSE, PD, or both shall meet or exceed the isolation requirement of the MAU/PHY with which they are associated.

A multiport NID complying with Environment A requirements does not require electrical power isolation between link segments.

An Environment A PSE shall switch the more negative conductor. It is allowable to switch both conductors.

Copyright © 2014 IEEE. All rights reserved.

33.4.1.1.2 Environment B requirements

Change text in section 33.4.1.1.2 as follows:

The attachment of network segments that cross Environment A boundaries requires electrical isolation between each segment and all other attached segments as well as to the protective ground of the NID.

For NIDs, the requirement for isolation is encompassed within the isolation requirements of the MAU or PHY (see 14.3.1.1, 25.4.6, and 40.6.1.1.). Equipment with multiple instances of PSE, PD, or both shall meet or exceed the isolation requirement of the MAU/PHY with which each is associated.

The requirements for interconnected electrically conducting link segments that are partially or fully external to a single building environment may require additional protection against lightning strikes or other hazards. Protection requirements for such hazards are beyond the scope of this standard. Guidance on these requirements may be found in Section 6 of IEC 60950-1 and IEC 62368-1:2001, as well as any local and national codes related to safety.

33.4.2 Fault tolerance

Each wire pair of the PI, when it is also an MDI (e.g., an Endpoint PSE or PD), shall meet the fault tolerance requirements of the appropriate specifying clause. (See 14.3.1.2.7, 25.4, and 40.8.3.4.) When a PI is not an MDI (e.g., a Midspan PSE), the PSE PI shall meet the fault tolerance requirements of this subclause.

The PSE PI shall withstand without damage the application of short circuits of any wire to any other wire within the cable for an indefinite period of time. The magnitude of the current through such a short circuit shall not exceed I_{LIM} max as defined in Table 33–11.

Each wire pair shall withstand, without damage, a 1000 V common-mode impulse applied at E_{cm} of either polarity. The shape of the impulse shall be (0.3/50) µs (300 ns virtual front time, 50 µs virtual time of half value), as defined in IEC 60060, where E_{cm} is an externally applied AC voltage as shown in Figure 33–19.



Figure 33–19—PI fault tolerance test circuit

33.4.3 Impedance balance

Change text in section 33.4.3 as follows:

Impedance balance is a measurement of the common-mode-to-differential-mode offset of the PI. The common-mode-to-differential-mode impedance balance for the transmit and receive pairs shall exceed:

$$\left\{29.0 - 17.0 \times \log_{10}\left(\frac{f}{10.0}\right)\right\}_{\rm dB}$$
(33-15)

where

f is the frequency in MHz from 1.00 MHz to 20.0 MHz for a 10 Mb/s MAU

$$\left\{34.0 - 19.2 \times \log_{10}\left(\frac{f}{50.0}\right)\right\}_{\rm dB}$$
(33-16)

where

f is the frequency in MHz from 1.00 MHz to 100.0 MHz for a 100 Mb/s or greater PHY

$$\left\{ \begin{array}{cc} 48 & 1 \le f < 30 MHz \\ 44.0 - 19.2 \times \log_{10} \left(\frac{f}{50.0}\right) & 30 \le f < 500 MHz \end{array} \right\}_{\rm dB}$$
(33–16a)

The impedance balance is defined as shown in Equation (33-17):

$$\left\{20.0 \times \log_{10} \left(\frac{E_{\rm cm}}{E_{\rm dif}}\right)\right\}_{\rm dB}$$
(33–17)

where

is an externally applied sinusoidal voltage as shown in Figure 33–20 is the voltage of the resulting waveform due only to the applied sine wave measured as shown in Figure 33–20



Figure 33–20—PI impedance balance test circuit

33.4.4 Common-mode output voltage

Change text of Section 33.4.4 as follows:

The magnitude of the common-mode AC output voltage measured according to Figure 33–21 and Figure 33–22 at the transmit PI while transmitting data and with power applied, E_{cm_out} , shall not exceed 50 mV peak when operating at 10 Mb/s, and 50 mV peak-to-peak when operating at 100 Mb/s or greater. The

frequency of the measurement shall be from 1 MHz to 100 MHz. For 10GBASE-T systems, 50 mVpp (TBD), for 1 MHz to 500 MHz.

Editor's Note: 10GBASE-T requirement is TBD and needs contributions to fill in relevant details.



**Capacitor impedance less than 1 Ω from 1 MHz to 100 MHz

Figure 33–21—Common-mode output voltage test

The common-mode AC output voltage shall be measured while the PHY is transmitting data, the PSE or PD is operating with the following PSE load or PD source:

- 1) For a PSE, the PI that supplies power is terminated as illustrated in Figure 33–22. The PSE load, R, in Figure 33–22 is adjusted so that the PSE output current, I_{out} , is 10 mA and then 350 mA, while measuring E_{cm} out on the PI.
- 2) For a PD, the PI that requires power shall be terminated as illustrated in Figure 33–22. V_{source} in Figure 33–22 is adjusted to 36 Vdc and 57 Vdc, while measuring E_{cm} on the PI.



Figure 33–22—PSE and PD terminations for common-mode output voltage test

NOTE—The implementer should consider any applicable local, national, or international regulations that may require more stringent specifications. One such specification can be found in the European Standard EN 55022:1998.

33.4.5 Pair-to-pair output noise voltage

The pair-to-pair output noise voltage (see Figure 33–23) is limited by the resulting electromagnetic interference due to this AC voltage. This AC voltage can be ripple from the power supply (Table 33–11, item 3) or from any other source. A system integrating a PSE shall comply with applicable local and national codes for the limitation of electromagnetic interference.



Figure 33–23—Pair-to-pair output noise voltage test

33.4.6 Differential noise voltage

Change text of Section 33.4.6 as follows:

<u>For 10/100/1000 Mb/s</u>, the coupled noise, $E_{d_{out}}$ in Figure 33–22, from a PSE or PD to the differential transmit and receive pairs shall not exceed 10 mV peak-to-peak when measured from 1 MHz to 100 MHz under the conditions specified in 33.4.4, item 1) and item 2).

For 10GBASE-T, the coupled noise, $E_{d_{out}}$ in Figure 33–22, from a PSE or PD to the differential transmit and receive pairs shall not exceed the following requirements Equation (33–17a) under the conditions specified in 33.4.4, item 1) and item 2).

Insert the new equation 33-17a as follows:

$$E_{d_out} = \left\{ \begin{array}{l} \frac{10mVpp}{f} & \text{for } (1 \le f < 10) \\ 1mVpp & \text{for } (10 \le f < 500) \end{array} \right\}$$
(33–17a)

where

<u>f</u> is the frequency in MHz for a 10 Gb/s PHY

33.4.7 Return loss

I

The differential impedance of the transmit and receive pairs at the PHY's MDI shall be such that any reflection shall meet the return loss requirements as specified in 14.3.1.3.4 for a 10 Mb/s PHY, in ANSI X3.263:1995 for a 100 Mb/s PHY, and 40.8.3.1 for a 1000 Mb/s PHY. In addition, all pairs terminated at an MDI should maintain a nominal common-mode impedance of 75 Ω . The common-mode termination is affected by the presence of the power supply, and this should be considered to determine proper termination.

33.4.8 100BASE-TX transformer droop

Change first paragraph of section 33.4.8 as follows:

100BASE-TX systems may contain a legacy PHY receiver that expects to be connected to a PHY transmitter with 350 μ H open circuit inductance (OCL). Alternative A Type 2 Midspan PSEs that support 100BASE-TX shall enforce channel <u>current</u> unbalance currents less than or equal to Type 1 I_{unb} (see Table 33–11) or meet 33.4.9.2.

100BASE-TX Type 2 Endpoint PSEs and 100BASE-TX Type 2 PDs shall meet the requirements of Clause 25 in the presence of $(I_{unb}/2)$.

33.4.9 Midspan PSE device additional requirements

Change section 33.4.9 as follows:

The cabling specifications for 100Ω balanced cabling are described in ISO/IEC 11801-2002. Cable conforming to ANSI/TIA-568-C.2 also meets these requirements. Some cable category specifications that only appear in earlier editions are also supported. The configuration of "channel" and "permanent link" is defined in Figure 33–24. Type 2, 3 and 4 Midspan PSE cabling system requirements are specified in 33.1.4.1.



FD = floor distributor; EQP = equipment; C = connection (mated pair); CP = consolidation point; TO = telecommunications outlet; TE = terminal equipment

TE = terminal equipment

Figure 33–24—Floor distributor channel configuration

ISO/IEC 11801 defines in 5.6.1 two types of Equipment interface to the cabling system: "Interconnect model" and the "cross-connect model." An equivalent "Interconnect model" and "cross-connect model" can be found in <u>ANSI/TIA-568-C.0, 4.2-ANSI/TIA-568.D-0, 5.1</u>. See Figure 33–25.



Configurations with the Midspan PSE in the cabling channel shall not alter the transmission requirements of the "permanent link." A Midspan PSE shall not provide DC continuity between the two sides of the segment for the pairs that inject power.

54

The requirements for the two pair Category 5 channel are found in 25.4.9. The specification of Midspan PSE 1 2 operation on a two pair cable is beyond the scope of this document. 3 NOTE—Appropriate terminations may be applied to the interrupted pairs on both sides of the Midspan device. 4 5 33.4.9.1 "Connector" or "telecom outlet" Midspan PSE device transmission requirements 6 7 The Midspan PSE equipment to be inserted as "connector" or "telecom outlet" shall meet the following 8 transmission parameters. These parameters should be measured using the test procedures of ISO 11801:2002 9 or ANSI/TIA-568-C.2 for connecting hardware. 10 11 Change second paragraph of Section 33.4.9.1 as follows: 12 13 There are four six variants types of Midspan PSEs defined with respect to transmission requirements: 14 15 1) 10BASE-T/100BASE-TX connector or telecom outlet Midspan PSE 16 2) 10BASE-T/100BASE-TX work area or equipment cable Midspan PSE 17 3) 1000BASE-T connector or telecom outlet Midspan PSE 18 4) 1000BASE-T work area orf equipment cable Midspan PSE 19 5) <u>10GBASE-T connector or telecom outlet Midspan PSE</u> 20 6) 10GBASE-T work area or equipment cable Midspan PSE 21 22 33.4.9.1.1 Near End Crosstalk (NEXT) 23 24 Change text of Section 33.4.9.1.1 as follows: 25 26 NEXT loss is a measure of the unwanted signal coupling from a transmitter at the near-end into neighboring 27 pairs measured at the near-end. NEXT loss is expressed in dB relative to the received signal level. For 28 operation with 1000BASE-T and lower rates, NEXT loss for Midspan PSE devices shall meet the values 29 determined by Equation (33–18) when measured for the transmit and receive pairs from 1 MHz to 100 MHz. 30 However, for frequencies that correspond to calculated values greater than 65 dB, the requirement reverts to 31 the minimum requirement of 65 dB. 32 33 34 $\{NEXT conn\}_{dB} \ge 40.0 - 20.0 \times \log_{10}\left(\frac{f}{100}\right)$ (33 - 18)35 36 37 where 38 NEXTconn is the Near End Crosstalk loss in dB 39 f is the frequency expressed in MHz 40 41 42 For 10GBASE-T operation, NEXT loss for Midspan PSE devices shall meet the values determined by 43 Equation (33-18a) when measured for the transmit and receive pairs from 1 MHz to 500 MHz. However, for 44 frequencies that correspond to calculated values greater than 75 dB, the requirement reverts to the minimum 45 requirement of 75 dB. 46 47 $\{NEXT conn\}_{dB} \le \begin{cases} 54.0 - 20.0 \times \log_{10}\left(\frac{f}{100}\right) & \text{ for } (1 \le f \le 250) \\ 46.04 - 40.0 \times \log_{10}\left(\frac{f}{250}\right) & \text{ for } (250 < f \le 500) \end{cases}$ 48 (33 - 18a)49 50 51 52

where

<u>NEXTconn</u>	is the Near End Crosstalk loss in dB
f .	is the frequency expressed in MHz

33.4.9.1.2 Insertion loss

Change text of Section 33.4.9.1.2 as follows:

Insertion loss is a measure of the signal loss between the transmitter and receiver, expressed in dB relative to the received signal level. For other than 10GBASE-T operation, insertion loss for Midspan PSE devices shall meet the values determined by Equation (33–19) when measured for the transmit and receive pairs from 1 MHz to 100 MHz. However, f

<u>F</u>or frequencies that correspond to calculated values less than 0.1 dB, the requirement reverts to the maximum requirement of 0.1 dB.

$$\{ILconn\}_{dB} \le 0.040 \times \sqrt{f} \tag{33-19}$$

where

ILconn	is the insertion loss in dB
f	is the frequency expressed in MHz

For 10GBASE-T operation, insertion loss for Midspan PSE devices shall meet the values determined by Equation (33–19a) when measured from the transmit and receive pairs from 1 MHz to 500 MHz.

$$\{\underline{ILconn}\}_{dB} \le 0.020 \times \sqrt{f}$$
(33–19a)

where

ILconnis the insertion loss in dBfis the frequency expressed in MHz

33.4.9.1.3 Return loss

Change text of Section 33.4.9.1.3 and Table 33–20 as follows:

Return loss is a measure of the reflected energy caused by impedance mismatches in the cabling system and is expressed in dB relative to the reflected signal level. Return loss for Midspan PSE devices shall meet or exceed the values specified in Table 33–20when measured for the transmit and receive pairs from 1 MHz to 100 MHz.

Table 33–20—Connector return loss

<u>Midspan PSE Variant</u>	Frequency	Return loss
<u>10/100/1000BASE-T</u>	$1 \text{ MHz} \le f \le 20 \text{ MHz}$	23 dB
	$20 \text{ MHz} \le f \le 100 \text{ MHz}$	14 dB
10GBASE-T	$\underline{1 \text{ MHz}} \le f < 79 \text{ MHz}$	<u>30 dB</u>
	$\underline{79 \text{ MHz}} \le \underline{f} \le 500 \text{ MHz}$	<u>28 - 20 log₁₀(f/100)</u>

33.4.9.1.4 Work area or equipment cable Midspan PSE

Change 33.4.9.1.4 as follows:

Replacing the work area or equipment cable with a cable that includes a Midspan PSE should not alter the requirements of the cable. This cable shall meet the requirements of this clause and the specifications for a Category 5 (jumper) cord as specified in ISO/IEC 11801:2002 or <u>ANSI/TIA-568-C.2</u> <u>ANSI/TIA/EIA-568-A:1995</u> for insertion loss, NEXT, and return loss for the transmit and receive pairs.

Insert Sections 33.4.9.1.4a, 33.4.9.1.4b, 33.4.9.1.4c, 33.4.9.1.4d and 33.4.9.1.4e after 33.4.9.1.4 as follows:

33.4.9.1.5 Maximum link delay

The propagation delay contribution of the Midspan PSE device shall not exceed 2.5 ns from 1 MHz to the highest referenced frequency.

33.4.9.1.6 Maximum link delay skew

The propagation delay contribution of the Midspan PSE device shall not exceed 1.25 ns from 1 MHz to the highest referenced frequency.

33.4.9.1.7 Coupling parameters between link segments

Midspan PSEs intended for operation with 10GBASE-T (typesvariants 5 and 6 in 33.4.9.1) are additionally required to meet the following parameters for coupling signals between ports relating to different link segments. Noise coupled between the disturbed duplex channel in a link segment and the disturbing duplex channels in other link segments is referred to as alien crosstalk noise. To ensure the total alien NEXT loss and alien FEXT loss coupled between link segments is limited, multiple disturber alien near-end crosstalk (MDANEXT) loss and multiple disturber alien FEXT (MDAFEXT) loss is specified.

33.4.9.1.8 Multiple disturber power sum alien near-end crosstalk (PSANEXT) loss

PSANEXT loss for 10GBASE-T capable Midspan PSE devices shall meet or exceed the values determined using the equations shown in Table 33–20a for all specified frequencies. Calculations that result in PSANEXT loss values greater than 67 dB shall revert to a requirement of 67 dB minimum.

Table 33–20a—PSANEXT Loss

Frequency	Return Loss (dB)
$1 \text{ MHz} \le f \le 500 \text{ MHz}$	70.5 - 20 log ₁₀ (f/100)

33.4.9.1.9 Multiple disturber power sum alien far-end crosstalk (PSAFEXT) loss

PSAFEXT loss for 10GBASE-T capable Midspan PSE devices shall meet or exceed the values determined using the equations shown in Table 33–20b for all specified frequencies. Calculations that result in PSANEXT loss values greater than 67 dB shall revert to a requirement of 67 dB minimum.

Table 33–20b—PSAFEXT Loss

Frequency	PSAFEXT Loss (dB)
$1 \text{ MHz} \le f \le 500 \text{ MHz}$	67 - 20 log ₁₀ (f/100)

Insert Section 33.4.9.1a after Section 33.4.9.1 as follows:

33.4.9.1a Transmission parameters for Midspan PSEs with a link segment

In order to maintain the transmission parameters for a link segement, the transmission parameters of the Midspan PSE are defined. These include insertion loss, delay parameters, nominal impedance, NEXT loss, FEXT and return loss. In addition, for 10GBASE-T operation, the requirements for the alien cross talk coupled "between" link segments are specified.

33.4.9.2 Midspan signal path requirements

An Alternative A Midspan PSE transfer function gain shall be greater than that expressed by Equation (33–20) for the frequency range from 0.1 MHz to 1 MHz, at the pins of the PI used as 100BASE-TX transmit pins.

$$\left\{-0.100 + 37.5 \times \log_{10} \left(\frac{22.4 \times f}{\sqrt{1.00 + 521 \times f^2}}\right)\right\}_{dB}$$
(33-20)

where

f is the frequency expressed in MHz.

The requirements shall be met with a DC bias current, I_{bias} , between 0 mA and $(I_{unb}/2)$ mA $(I_{unb}$ is defined in Table 33–11).

33.4.9.2.1 Alternative A Midspan PSE signal path transfer function

The transfer function is measured by applying a test signal to the Midspan PSE signal input through a source impedance of 100 $\Omega \pm 1$ %. The Midspan PSE signal input and output may be connected to a 0.5 m maximum length of cable, meeting the requirements of 25.4.9, terminated with 100 $\Omega \pm 1$ %.

The transfer function is defined from the output termination to the Midspan PSE input. See Figure 33–26.



Vin(f) is the sine wave signal to be used to measure the Midspan PSE transfer function. Vbias is the DC offset voltage to be applied in series with RL in order to generate I_{bias}. Vout(f) is the Midspan PSE response to Vin(f). Some test equipment may require isolation between measurement ports.

Figure 33–26—Measurement setup for Alternative A Midspan PSE transfer function

33.5 Management function requirements

If the PSE is implemented with a management interface described in 22.2.4 or 45.2 (MDIO), then the management access shall use the PSE register definitions shown in 33.5.1. Where no physical embodiment of the Clause 22 or Clause 45 management is supported, equivalent management capability shall be provided. Managed objects corresponding to PSE and PD control parameters and states are described in Clause 30.

33.5.1 PSE registers

A PSE implementing either Clause 22 or Clause 45 management interface shall use register address 11 for its control and register address 12 for its status functions. The full set of management registers is listed in Table 22–6.

Some of the bits within registers are defined as latching high (LH). When a bit is defined as latching high and the condition for the bit to be high has occurred, the bit shall remain high until after it has been read via the management interface. Once such a read has occurred, the bit shall assume a value based on the current state of the condition it monitors.

33.5.1.1 PSE Control register (Register 11) (R/W)

The assignment of bits in the PSE Control register is shown in Table 33–21. The default value for each bit of the PSE Control register should be chosen so that the initial state of the PSE upon power up or reset is a normal operational state without management intervention.

Change Table 33-21 as follows:

Bit(s)	Name	Description	R/W ¹
11.15: <u>8</u> 6	Reserved	Ignore when read	RO
11.7:6	Force Power Test Mode Pairset Selection	(11.7) (11.6) 1 1 = Both Alternative A and Alternative B powered when Force Power Test Mode enabled 1 0 = Alternative B powered when Force Power Test Mode enabled 0 1 = Alternative A powered when Force Power Test Mode enabled 0 0 = Reserved	<u>R/W</u>
11.5	Data Link Layer Classification Capabil- ity	1 = Data Link Layer classification capability enabled 0 = Data Link Layer classification capability disabled	R/W
11.4	Enable Physical Layer Classification	1 = Physical Layer classification enabled 0 = Physical Layer classification disabled	R/W
11.3:2	Pair Control	$\begin{array}{rrrr} (11.3) & (11.2) \\ 1 & 1 & = \frac{\text{ReservedPSE pinout Alternative A and}}{\underline{\text{Alternative B}}} \\ 1 & 0 & = \text{PSE pinout Alternative B} \\ 0 & 1 & = \text{PSE pinout Alternative A} \\ 0 & 0 & = \text{Reserved} \end{array}$	R/W
11.1:0	PSE Enable	$\begin{array}{rrrr} (11.1) & (11.0) \\ 1 & 1 & = \text{Reserved} \\ 1 & 0 & = \text{Force Power Test Mode} \\ 0 & 1 & = \text{PSE Enabled} \\ 0 & 0 & = \text{PSE Disabled} \end{array}$	R/W

Table 33–21—PSE Control register bit definitions

 $^{1}R/W = Read/Write, RO = Read Only$

Change text in section 33.5.1.1.1 as follows:

33.5.1.1.1 Reserved bits (11.15:68)

Bits 11.15:67 are reserved for future standardization. They shall not be affected by writes and shall return a value of zero when read. For compatibility with future use of reserved bits and registers, if the management entity writes to a reserved bit, it should use a value of zero. If it reads a reserved bit, it should ignore the results.

Insert new section 33.5.1.1.1a after section 33.5.1.1.1 as follows:

33.5.1.1.1a Force Power Test Mode Pairset Selection (11.7:6)

Bits 11.7:6 determine which PSE Alternative or Alternatives are enabled when Force Power Test Mode is enabled.

Copyright © 2014 IEEE. All rights reserved.

33.5.1.1.2 Data Link Layer Classification capability (11.5)

Bit 11.5 controls a PSEs capability of performing Data Link Layer classification as specified in 33.6.

A PSE that does not support Data Link Layer classification shall ignore writes to bit 11.5 and shall return a value of zero when read. A PSE that supports Data Link Layer classification, but does not allow the capability to be disabled, shall ignore writes to bit 11.5 and shall return a value of one when read.

A PSE that supports Data Link Layer classification and supports the ability to enable and disable it shall enable Data Link Layer classification by setting bit 11.5 to one and disable it by setting bit 11.5 to zero.

33.5.1.1.3 Enable Physical Layer classification (11.4)

Bit 11.4 controls Physical Layer classification as specified in 33.2.6. A PSE that indicates support for Physical Layer classification in register 12.13 may also provide the option of disabling Physical Layer classification through bit 11.4.

A PSE that does not support Physical Layer classification shall ignore writes to bit 11.4 and shall return a value of zero when read. A PSE that supports Physical Layer classification, but does not allow the function to be disabled, shall ignore writes to bit 11.4 and shall return a value of one when read.

The Physical Layer classification function shall be enabled by setting bit 11.4 to one and disabled by setting bit 11.4 to zero.

33.5.1.1.4 Pair Control (11.3:2)

Change text in section 33.5.1.1.4 as follows:

Bits 11.3:2 report the supported PSE Pinout Alternative specified in 33.2.3. A PSE may also provide the option of controlling the PSE Pinout Alternative through these bits. Provision of this option is indicated through the Pair Control Ability (12.0) bit. A PSE that does not support this option shall ignore writes to these bits and shall return the value that reports the supported PSE Pinout Alternative.

When read as '01', bits 11.3:2 indicate that only PSE Pinout Alternative A is supported by the PSE. When read as '10', bits 11.3:2 indicate that only PSE Pinout Alternative B is supported by the PSE. When read as '11', bits 11.3:2 indicate that both Pinout Alternative A and Pinout Alternative B are supported by the PSE.

Where the option of controlling the PSE Pinout Alternative through these bits is provided, setting bits 11.3:2 to '01' shall force the PSE to use only PSE Pinout Alternative A and setting bits 11.3:2 to '10' shall force the PSE to use only PSE Pinout Alternative B. <u>Setting bits 11.3:2 to '11' shall allow the PSE to use both PSE Pinout Alternative A and PSE Pinout Alternative B.</u>

If bit 12.0 is one, writing to these register bits shall set mr_pse_alternative to the corresponding value: `01' = A, and `10' = B, and '11' = BOTH. The combinations `00' and `11' for bits 11.3:2 are reserved and will never be assigned. Reading bits 11.3:2 returns an unambiguous result of `01', or `10', or `11' that may be used to determine the presence of the PSE Control register.

33.5.1.1.5 PSE enable (11.1:0)

The PSE function shall be disabled by setting bit 11.1 to zero and bit 11.0 to zero. When the PSE function is disabled, the MDI shall function as it would if it had no PSE function. The PSE function shall be enabled by setting bits 11.1 to a zero and 11.0 to a one. When bit 11.1 is a one, and bit 11.0 is a zero, a test mode is enabled. This test mode supplies power without regard to PD detection.

Writing to these register bits shall set mr_pse_enable to the corresponding value: '00' = disable, '01' = enable and '10' = force power. The combination '11' for bits 11.1:0 has been reserved for future use.

CAUTION

Test mode may damage connected non-PD, legacy, twisted pair Ethernet devices, or other non-Ethernet devices, especially in split application wiring schemes.

33.5.1.2 PSE Status register (Register 12) (R/W)

The assignment of bits in the PSE Status register is shown in Table 33–22.

Bit(s)	Name	Description	R/W ¹
12.15	PSE Type Electrical Parameters	1 = PSE is using Type 2 PSE electrical parameters 0 = PSE is using Type 1 PSE electrical parameters	RO
12.14	Data Link Layer Classification Enabled	 1 = Data Link Layer classification is enabled 0 = Data Link Layer classification is not supported or is not enabled 	RO
12.13	Physical Layer Classification Supported	1 = PSE supports Physical Layer classification 0 = PSE does not support Physical Layer classification	RO
12.12	Power Denied or Removed	1 = Power has been denied or removed due to fault 0 = Power has not been denied or removed	RO/ LH
12.11	Valid Signature	1 = Valid PD signature detected 0 = No valid PD signature detected	RO/ LH
12.10	Invalid Signature	1 = Invalid PD signature detected 0 = No invalid PD signature detected	RO/ LH
12.9	Short Circuit	1 = Short circuit condition detected 0 = No short circuit condition detected	RO/ LH
12.8	Overload	1 = Overload condition detected 0 = No overload condition detected	RO/ LH
12.7	MPS Absent	1 = MPS absent condition detected 0 = No MPS absent condition detected	RO/ LH
12.6:4	PD Class	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	RO

Table 33–22—PSE Status register bit definitions

I

Bit(s)	Name	Description	R/W ¹
12.3:1	PSE Status	$\begin{array}{ccccccc} (12.3) & (12.2) & (12.1) \\ 1 & 1 & 1 & = Reserved \\ 1 & 1 & 0 & = Reserved \\ 1 & 0 & 1 & = implementation-specific fault \\ 1 & 0 & 0 & = Test error \\ 0 & 1 & 1 & = Test mode \\ 0 & 1 & 0 & = Delivering power \\ 0 & 0 & 1 & = Searching \\ 0 & 0 & 0 & = Disabled \end{array}$	RO
12.0	Pair Control Ability	1 = PSE pinout controllable by Pair Control bits 0 = PSE Pinout Alternative fixed	RO

Table 33–22—PSE Status register bit definitions (continued)

 1 RO = Read Only, LH = Latched High

Editor's Note: Table 33-22 requires new fields to support new Types and features. Reviewers are encouraged to provide the required definitions. Status register bits are used up, and clause 22 address space is used up as well. Contributions requested as to how to expand status, at a minimum to report Class 8 PD and Autoclass.

33.5.1.2.1 PSE Type electrical parameters (12.15)

When read as a zero, bit 12.15 indicates that the PSE is operating with Type 1 PSE electrical parameters. When read as a one, bit 12.15 indicates that the PSE is operating with Type 2 PSE electrical parameters. This bit shall be set to zero when the PSE state diagram sets the state variable set_parameter_type to 1. This bit shall be set to one when the PSE state diagram sets set_parameter_type to 2.

33.5.1.2.2 Data Link Layer Classification Enabled (12.14)

When read as a one, bit 12.14 indicates the PSE supports Data Link Layer classification as defined in 33.2.6 and that it is enabled. When read as a zero, bit 12.14 indicates that the PSE lacks support for Data Link Layer classification or that Data Link Layer classification is not enabled. If supported, the Data Link Layer classification may be enabled or disabled through the state diagram variable pse_dll_enabled (see 33.2.4.4).

This bit shall be set to one when the PSE state diagram (Figure 33–9) sets true the state variable pse_dll_enabled. This bit shall be set to zero when the PSE state diagram sets false the state variable pse_dll_enabled.

33.5.1.2.3 Physical Layer Classification Supported (12.13)

When read as a one, bit 12.13 indicates that the PSE supports Physical Layer classification as defined in 33.2.6. When read as a zero, bit 12.13 indicates that the PSE lacks support for Physical Layer classification. If supported, the function may be enabled or disabled through the Enable Physical Layer Classification bit (11.4).

33.5.1.2.4 Power Denied or Removed (12.12)

When read as a one, bit 12.12 indicates that power has been denied or has been removed due to a fault condition. This bit shall be set to one when the PSE state diagram (Figure 33–9) enters the states

'POWER_DENIED' or 'ERROR_DELAY.' The Power Denied bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.5 Valid Signature (12.11)

When read as a one, bit 12.11 indicates that a valid signature has been detected. This bit shall be set to one when mr_valid_signature transitions from FALSE to TRUE. The Valid Signature bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.6 Invalid Signature (12.10)

When read as a one, bit 12.10 indicates that an invalid signature has been detected. This bit shall be set to one when the PSE state diagram (Figure 33–9) enters the state 'SIGNATURE_INVALID'. The Invalid Signature bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.7 Short Circuit (12.9)

When read as a one, bit 12.9 indicates that a short circuit condition has been detected. This bit shall be set to one when the PSE state diagram (Figure 33–9) enters the state 'ERROR_DELAY.' The Short Circuit bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.8 Overload (12.8)

When read as a one, bit 12.8 indicates that an overload condition has been detected. This bit shall be set to one when the PSE state diagram (Figure 33–9) enters the state 'ERROR_DELAY_OVER'. The Overload bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.9 MPS Absent (12.7)

When read as a one, bit 12.7 indicates that an MPS Absent condition has been detected. The MPS Absent bit shall be set to one when the PSE state diagram (Figure 33–9) transitions directly from the state POWER_ON to IDLE due to tmpdo_timer_done being asserted. The MPS Absent bit shall be implemented with latching high behavior as defined in 33.5.1.

33.5.1.2.10 PD Class (12.6:4)

Bits 12.6:4 report the PD Class of a detected PD as specified in 33.2.5 and 33.2.6. The value in this register is valid while a PD is connected, i.e., while the PSE Status (12.3:1) bits are reporting "delivering power." The combinations '110' and '111' for bits 12.6:4 have been reserved for future use.

33.5.1.2.11 PSE Status (12.3:1)

Bits 12.3:1 report the current status of the PSE. When read as '000', bits 12.3:1 indicate that the PSE state diagram (Figure 33–9) is in the state DISABLED. When read as '010', bits 12.3:1 indicate that the PSE state diagram is in the state POWER_ON. When read as '011', bits 12.3:1 indicate that the PSE state diagram is in the state TEST_MODE. When read as '100', bits 12.3:1 indicate that the PSE state diagram is in the state TEST_ERROR. When read as '101', bits 12.3:1 indicate that the PSE state IDLE due to the variable error_condition = true. When read as '001', bits 12.3:1 indicate that the PSE state diagram is in a state other than those listed above.

The combinations '111' and '110' for bits 12.3:1 have been reserved for future use.

33.5.1.2.12 Pair Control Ability (12.0)

When read as a one, bit 12.0 indicates that the PSE supports the option to control which PSE Pinout Alternative (see 33.2.3) is used for PD detection and power through the Pair Control (11.3:2) bits. When read as a zero, bit 12.0 indicates that the PSE lacks support of the option to control which PSE Pinout Alternative is used for PD detection and power through the Pair Control (11.3:2) bits.

Change text in Section 33.6 as follows:

33.6 Data Link Layer classification

Additional control and classification functions are supported using Data Link Layer classification using frames based on the IEEE 802.3 Organizationally Specific TLVs defined in Clause 79. Type 2_PDs that require more than 13.0 W support Data Link Layer classification (see 33.3.5). Single signature PDs advertising a Class 4 signature or higher and Type 3 and Type 4 dual signature PDs support Data Link Layer classification (see 33.3.5). Data Link Layer classification is optional for all other devices.

All reserved fields in transmitted Power via MDI TLVs shall contain zero, and all reserved fields in received Power via MDI TLVs shall be ignored.

33.6.1 TLV frame definition

Change 33.6.1 as follows:

Implementations that support Data Link Layer classification shall comply with all mandatory parts of IEEE Std 802.1AB-2009; shall support the Power via MDI Type, Length, Value (TLV) defined in 79.3.2 and the Power via MDI Measurements TLV defined in 79.3.7; and shall support the control state diagrams defined in 33.6.3.

33.6.2 Data Link Layer classification timing requirements

Change text in paragraph 1 and paragraph 3 of Section 33.6.2 as follows:

Type 2<u>. 3, and 4 PSEs</u> shall send an LLDPDU containing a Power via MDI TLV within 10 seconds of Data Link Layer classification being enabled in the PSE as indicated by the variable pse_dll_enabled (33.2.4.4, 33.6.3.3).

A Type 1 PSE that implements Data Link Layer classification shall send an LLDPDU containing a Power via MDI TLV when the PSE Data Link Layer classification engine is ready as indicated by the variable pse_dll_ready (33.6.3.3).

All Type 1 PDs that implement Data Link Layer classification and Type 2<u>. 3, and 4</u> PDs shall set the state variable pd_dll_ready within 5 minutes of Data Link Layer classification being enabled in a PD as indicated by the variable pd_dll_enabled (33.3.3, 33.6.3.3).

Under normal operation, an LLDPDU containing a Power via MDI TLV with an updated value for the "PSE allocated power value" field shall be sent within 10 seconds of receipt of an LLDPDU containing a Power via MDI TLV where the "PD requested power value" field is different from the previously communicated value.

Under normal operation, an LLDPDU containing a Power via MDI TLV with an updated value for the "PD requested power value" field shall be sent within 10 seconds of receipt of an LLDPDU containing a Power

via MDI TLV where the "PSE allocated power value" field is different from the previously communicated value.

33.6.3 Power control state diagrams

The power control state diagrams for PSEs and PDs specify the externally observable behavior of a PSE and PD Data Link Layer classification respectively. PSE Data Link Layer classification shall provide the behavior of the state diagram as shown in Figure 33–27. PD Data Link Layer classification shall provide the behavior of the state diagram as shown in Figure 33–28.

33.6.3.1 Conventions

The body of this subclause is comprised of state diagrams, including the associated definitions of variables, constants, and functions. Should there be a discrepancy between a state diagram and descriptive text, the state diagram prevails.

The notation used in the state diagrams follows the conventions of state diagrams as described in 21.5.

33.6.3.2 Constants

Change variables PD_DLLMAX_VALUE, PD_INITIAL_VALUE and PSE_INITIAL_VALUE in Section 33.6.3.2 as follows:

PD_DLLMAX_VALU	E	24
This value is der	rived from pd max power variable (33.3.3.3) described as follows:	25
pd_max_power	PD_DLLMAX_VALUE	26
0	130	27
1	39	28
2	65	29
3	130	30
4	255	31
<u>5</u>	<u>400</u>	32
<u>6</u>	<u>600</u>	33
<u>7</u>	<u>620</u>	34
<u>8</u>	<u>710</u>	35
		36
PD_INITIAL_VALUE		37
This value is de	rived as follows from the pd_max_power (33.3.3.3) variable used in the PD	state 38
diagram (Figure	33–16):	39
pd_max_power	PD_INITIAL_VALUE	40
0	≤ 130	41
1	≤ 3 9	42
2	≤ 65	43
3	≤ 130	44
4	≤ 255	45
<u>5</u>	≤ 400	46
<u>6</u>	<u>≤ 600</u>	47
<u>7</u>	<u>≤620</u>	48
<u>8</u>	<u>≤710</u>	49
		50
		51
PSE_INITIAL_VALUI	E	52
This value is de	erived as follows from parameter_type and the mr_pd_class_detected (33.2	2.4.6) 53
variable used in	the PSE state diagram (Figure 33–9):	54

Copyright © 2014 IEEE. All rights reserved.

parameter_type	mr_pd_class_detected	PSE_INITIAL_VALUE
1	0	130
1	1	39
1	2	65
1	3	130
1	4	130
2	4	255
<u>3</u>	<u>5</u>	400
<u>3</u>	<u>6</u>	<u>510</u>
<u>4</u>	<u>7</u>	<u>620</u>
<u>4</u>	<u>8</u>	<u>710</u>

Variables PD_DLL_MAX_VALUE, PD_INITIAL_VALUE, and PSE_INITIAL_VALUE, are quantized to fit the available resolution. Additional information on power levels for Classes 6 and 8 may be found in 33.3.7.2.

33.6.3.3 Variables

The PSE power control state diagram (Figure 33–27) and PD power control state diagram (Figure 33–28) use the following variables:

Change variable MirroredPDRequestedPowerValue, MirroredPSEAllocatedPowerValue, PDRequested-PowerValueEcho, PSEAllocatedPowerValue and PSEAllocatedPowerValueEcho in Section 33.6.3.3 as follows:

MirroredPDRequestedPowerValue

The copy of PDRequestedPowerValue that the PSE receives from the remote system. This variable is mapped from the aLldpXdot3RemPDRequestedPowerValue attribute (30.12.3.1.17). Actual power numbers are represented using an integer value that is encoded according to Equation (79–1), where X is the decimal value of MirroredPDRequestedPowerValue.

Values: 0 <u>1</u> through <u>255710</u> MirroredPDRequestedPowerValueEcho

The copy of PDRequestedPowerValueEcho that the PD receives from the remote system. This variable is mapped from the aLldpXdot3RemPDRequestedPowerValue attribute (30.12.3.1.17).

MirroredPSEAllocatedPowerValue

The copy of PSEAllocatedPowerValue that the PD receives from the remote system. This variable is mapped from the aLldpXdot3RemPSEAllocatedPowerValue attribute (30.12.3.1.18). Actual power numbers are represented using an integer value that is encoded according to Equation (79–2), where *X* is the decimal value of MirroredPSEAllocatedPowerValue.

```
Values:0 <u>1</u> through 255710
```

MirroredPSEAllocatedPowerValueEcho

The copy of PSEAllocatedPowerValue that the PSE receives from the remote system. This variable is mapped from the aLldpXdot3RemPSEAllocatedPowerValue attribute (30.12.3.1.18).

PDRequestedPowerValueEcho

This variable is updated by the PSE state diagram. This variable maps into the aLldpXdot3LocPDRequestedPowerValue attribute (30.12.2.1.17).

Values:0 <u>1</u> through 255710

PDMaxPowerValue

Integer that indicates the actual PD power value of the local system. The actual PD power value for a PD is the maximum input average power (see 33.3.7.2) the PD ever draws under the current power allocation. Actual power numbers are represented using an integer value that is encoded according to Equation (79–1), where X is the decimal value of PDMaxPowerValue.

PDRequestedPowerValue

Integer that indicates the PD requested power value in the PD. The value is the maximum input 1 2 average power (see 33.3.7.2) the PD requests. This power value is encoded according to Equation 3 (79-1), where X is the decimal value of PDR equested Power Value. This variable is mapped from 4 the aLldpXdot3LocPDRequestedPowerValue attribute (30.12.2.1.17). 5 Values: 0 1 through PD DLLMAX VALUE PSEAllocatedPowerValue 6 7 Integer that indicates the PSE allocated power value in the PSE. The value is the maximum input 8 average power (see 33.3.7.2) the PD ever draws. The power value for a PSE is the maximum input 9 average power the PD may ever draw. This power value is encoded according to Equation (79–2), 10 where X is the decimal value of PSEAllocatedPowerValue. This variable is mapped from the aLldpXdot3LocPSEAllocatedPowerValue attribute (30.12.2.1.18). 11 Values: 0 1 through 255710 12 PSEAllocatedPowerValueEcho 13 This variable is updated by the PD state diagram. This variable maps into the 14 aLldpXdot3LocPSEAllocatedPowerValue attribute (30.12.2.1.18). 15 Values: θ 1 through $\frac{255}{710}$ 16 17 TempVar A temporary variable used to store Power Value. Actual power numbers are represented using an 18 19 integer value that is encoded according to Equation (79-1) or Equation (79-2), where X is the decimal value of TempVar. 20 21 local system change 22 An implementation-specific control variable that indicates that the local system wants to change the allocated power value. In a PSE, this indicates it is going to change the power allocated to the 23 PD. In a PD, this indicates it is going to request a new power allocation from the PSE. 24 25 Values: FALSE: The local system does not wants to change the power allocation. TRUE: The local system wants to change the power allocation. 26 27 Change variable parameter type in Section 33.6.3.3 as follows: 28 29 30 parameter type A control variable output by the PSE state diagram (Figure 33–9) used by a Type 2, Type 3, or 31 Type 4 PSE to choose operation with Type 1, Type 2, Type 3, or Type 4 2 PSE output PI electrical 32 33 requirement parameter values defined in Table 33–11. Values: 1: Type 1 PSE parameter values (default). 34 2: Type 2 PSE parameter values. 35 <u>3:</u> Type 3 PSE parameter values. 36 4: Type 4 PSE parameter values. 37 pd dll enabled 38 A variable output by the PD state diagram (Figure 33–16) to indicate if the PD Data Link Layer 39 classification mechanism is enabled. 40 41 Values: FALSE:PD Data Link Layer classification is not enabled. TRUE:PD Data Link Layer classification is enabled. 42 43 Change variable pd dll power type in Section 33.6.3.3 as follows: 44 45 46 pd_dll_power_type 47 A control variable that indicates the Type of PD that is connected to the PSE as advertised through Data Link Layer classification. 48 Values: 1: PD is a Type 1 PD (default). 49 2: PD is a Type 2 PD. 50 3: PD is a Type 3 PD. 51 <u>4:</u> 52 PD is a Type 4 PD. 53 pd dll ready 54

An implementation-specific control variable that indicates that the PD has initialized Data Link 1 2 Layer classification. This variable maps into the aLldpXdot3LocReady attribute (30.12.2.1.20). 3 Values: FALSE: Data Link Layer classification has not completed initialization. 4 TRUE:Data Link Layer classification has completed initialization. 5 pse dll enabled A variable output by the PSE state diagram (Figure 33–9) to indicate if the PSE Data Link Layer 6 7 classification mechanism is enabled. 8 Values: FALSE:PSE Data Link Layer classification is not enabled. 9 TRUE:PSE Data Link Layer classification is enabled. 10 Change variable pse dll power type in Section 33.6.3.3 as follows: 11 12 pse_dll_power type 13 A control variable that indicates the Type of the PSE by which the PD is being powered. 14 Values: 1: PSE is a Type 1 PSE (default). 15 2: PSE is a Type 2 PSE. 16 <u>3:</u> 17 PSE is a Type 3 PSE. 4: PSE is a Type 4 PSE. 18 19 pse dll ready An implementation-specific control variable that indicates that the PSE has initialized Data Link 20 21 Layer classification. This variable maps into the aLldpXdot3LocReady attribute (30.12.2.1.20). 22 Values:FALSE:Data Link Layer classification has not completed initialization. TRUE:Data Link Layer classification has completed initialization. 23 24 pse_power_type 25 pse power level 26 A control variable output by the PD state diagram (Figure 33–16) to indicate the Type of PSE by 27 which it is being powered. 28 29 A summary cross-references between the DTE Power via MDI classification local and remote object class attributes and the PSE and PD power control state diagrams, including the direction of the mapping, is 30 provided in Table 33-23. 31 32 33 Change text in Section 33.6.3.4 as follows: 34 33.6.3.4 Functions 35 36 37 pse power review 38 This function evaluates the power allocation or budget of the PSE based on local system changes. The function returns the following variables: 39 PSE NEW VALUE: 40 41 The new maximum power value that the PSE expects the PD to draw. Actual power numbers are represented using an integer value that is encoded according to Equation (79–2), where X is the 42 43 decimal value of PSE NEW VALUE. pd power review 44 This function evaluates the power requirements of the PD based on local system changes and/or 45 changes in the PSE allocated power value. The function returns the following variables: 46 47 PD NEW VALUE: The new maximum power value that the PD wants to draw. Actual power numbers are 48 represented using an integer value that is encoded according to Equation (79–1), where X is the 49 decimal value of PD NEW VALUE. 50 51 52 53 54

Entity	Attribute	Mapping	State diagram variable	
oLldpX	dot3LocSystemsGroup Object Class			
PSE	aLldpXdot3LocPDRequestedPowerValue	¢	PDRequestedPowerValueEcho	
	aLldpXdot3LocPSEAllocatedPowerValue	⇐	PSEAllocatedPowerValue	
	aLldpXdot3LocReady	⇐	pse_dll_ready	
PD	aLldpXdot3LocPDRequestedPowerValue	⇐	PDRequestedPowerValue	
	aLldpXdot3LocPSEAllocatedPowerValue	⇐	PSEAllocatedPowerValueEcho	
	aLldpXdot3LocReady	⇐	pd_dll_ready	
oLldpX	dot3RemSystemsGroup Object Class			
PSE	aLldpXdot3RemPDRequestedPowerValue	\Rightarrow	MirroredPDRequestedPowerValue	
	aLldpXdot3RemPSEAllocatedPowerValue	\Rightarrow	MirroredPSEAllocatedPowerValueEcho	
	aLldpXdot3RemPowerType Value ¹ 11 01	Þ	pd_dll_power_type Value ^{#T} 01 10	
PD	aLldpXdot3RemPSEAllocatedPowerValue	\Rightarrow	MirroredPSEAllocatedPowerValue	
	aLldpXdot3RemPDRequestedPowerValue	\Rightarrow	MirroredPDRequestedPowerValueEch	
	aLldpXdot3RemPowerType <u>Value^{a1}</u> 10 00	\Rightarrow \Rightarrow	pse_dll_power_type <u>Value^ª</u> 01 10	

Table 33–23—Attribute to state diagram variable cross-reference

¹Other value combinations mapping from aLldpXdot3RemPowerType to pd_dll_power_type or pse_dll_power_type are not possible.

I

I

33.6.3.5 State diagrams



Figure 33–27—PSE power control state diagram

Copyright © 2014 IEEE. All rights reserved.

The general state change procedure for PDs is shown in Figure 33–28.



Figure 33–28—PD power control state diagram

33.6.4 State change procedure across a link

The PSE and PD utilize the LLDPDUs to advertise their various attributes to the other entity.

The PD may request a new power value through the aLldpXdot3LocPDRequestedPowerValue (30.12.2.1.17) attribute in the oLldpXdot3LocSystemsGroup object class. The request appears to the PSE as a change to the aLldpXdot3RemPDRequestedPowerValue (30.12.3.1.17) attribute in the oLldpXdot3RemSystemsGroup object class.

The PSE responds to the PD's request through the aLldpXdot3LocPSEAllocatedPowerValue (30.12.2.1.18) attribute in the oLldpXdot3LocSystemsGroup object class. The PSE also copies the value of the aLldpXdot3RemPDRequestedPowerValue (30.12.3.1.17) in the oLldpXdot3RemSystemsGroup object class

2 3

4 5

6 7

8

9

10

11

12

13

14 15

16 17

18 19

20 21

22

23

24 25

26 27

28

29 30

31 32

33

34

35

36 37

38 39

40

41

42 43

44

45

46

47

48

49

50 51 52

to the aLldpXdot3LocPDRequestedPowerValue (30.12.2.1.17) in the oLldpXdot3LocSystemsGroup object class. This appears to the PD as a change to the aLldpXdot3RemPSEAllocatedPowerValue (30.12.3.1.18) attribute in the oLldpXdot3RemSystemsGroup object class.

The PSE may allocate a new power value through the aLldpXdot3LocPSEAllocatedPowerValue (30.12.2.1.18) attribute in the oLldpXdot3LocSystemsGroup object class. The request appears to the PD as a aLldpXdot3RemPSEAllocatedPowerValue (30.12.3.1.18)change to the attribute in the oLldpXdot3RemSystemsGroup object class. The PD responds to a PSE's request through the aLldpXdot3LocPDRequestedPowerValue (30.12.2.1.17) attribute in the oLldpXdot3LocSystemsGroup object class. The PD also copies the value of the aLldpXdot3RemPSEAllocatedPowerValue (30.12.3.1.18) attribute in the oLldpXdot3RemSystemsGroup object class to the aLldpXdot3LocPSEAllocatedPowerValue (30.12.2.1.18) attribute in the oLldpXdot3LocSystemsGroup object class. This appears to the PSE as a aLldpXdot3RemPDRequestedPowerValue (30.12.3.1.17)attribute change to the in the oLldpXdot3RemSystemsGroup object class.

The state diagrams describe the behavior above.

33.6.4.1 PSE state change procedure across a link

A PSE is considered to be in sync with the PD when the value of PSEAllocatedPowerValue matches the value of MirroredPSEAllocatedPowerValueEcho. When the PSE is not in sync with the PD, the PSE is only allowed to decrease its power allocation.

During normal operation, the PSE is in the RUNNING state. If the PSE wants to initiate a change in the PD allocation, the local_system_change is asserted and the PSE enters the PSE POWER REVIEW state, where a new power allocation value, PSE_NEW_VALUE, is computed. If the PSE is in sync with the PD or if PSE_NEW_VALUE is smaller than PSEAllocatedPowerValue, it enters the MIRROR UPDATE state where PSE_NEW_VALUE is assigned to PSEAllocatedPowerValue. It also updates PDRequestedPowerValueEcho and returns to the RUNNING state.

If the PSE sees a change to the previously stored MirroredPDRequestedPowerValue, it recognizes a request by the PD to change its power allocation. It entertains this request only when it is in sync with the PD. The PSE examines the request by entering the PD POWER REQUEST state. A new power allocation value, PSE_NEW_VALUE, is computed. It then enters the MIRROR UPDATE state where PSE_NEW_VALUE is assigned to PSEAllocatedPowerValue. It also updates PDRequestedPowerValueEcho and returns to the RUNNING state.

33.6.4.2 PD state change procedure across a link

A PD is considered to be in sync with the PSE when the value of PDRequestedPowerValue matches the value of MirroredPDRequestedPowerValueEcho. The PD is not allowed to change its maximum power draw or the requested power value when it is not in sync with the PSE.

During normal operation, the PD is in the RUNNING state. If the PD sees a change to the previously stored MirroredPSEAllocatedPowerValue or local_system_change is asserted by the PD so as to change its power allocation, it enters the PD POWER REVIEW state. In this state, the PD evaluates the change and generates an updated power value called PD_NEW_VALUE. If PD_NEW_VALUE is less than PDMaxPowerValue, it updates PDMaxPowerValue in the PD POWER REALLOCATION 1 state. The PD finally enters the MIRROR UPDATE state where PD_NEW_VALUE is assigned to PDRequestedPowerValue. It also updates PSEAllocatedPowerValueEcho and returns to the RUNNING state.

In the above flow, if PD_NEW_VALUE is greater than PDMaxPowerValue, the PD waits until it is in sync with the PSE and the PSE grants the higher power value. When this condition arises, the PD enters the PD

POWER REALLOCATION 2 state. In this state, the PD assigns PDMaxPowerValue to PDRequestedPowerValue and returns to the RUNNING state.

33.7 Environmental

33.7.1 General safety

All equipment subject to this clause shall conform to IEC 60950-1. In particular, the PSE shall be classified as a Limited Power Source in accordance with IEC 60950-1.

Equipment shall comply with all applicable local and national codes related to safety.

33.7.2 Network safety

This subclause sets forth a number of recommendations and guidelines related to safety concerns. The list is neither complete nor does it address all possible safety issues. The designer is urged to consult the relevant local, national, and international safety regulations to verify compliance with the appropriate requirements. LAN cabling systems described in this clause are subject to at least four direct electrical safety hazards during their installation and use. These hazards are as follows:

- a) Direct contact between LAN components and power, lighting, or communications circuits.
- b) Static charge buildup on LAN cabling and components.
- c) High-energy transients coupled onto the LAN cabling system.
- d) Voltage potential differences between safety grounds to which various LAN components are connected.

Such electrical safety hazards should be avoided or appropriately protected against for proper network installation and performance. In addition to provisions for proper handling of these conditions in an operational system, special measures should be taken to verify that the intended safety features are not negated during installation of a new network or during modification of an existing network.

33.7.3 Installation and maintenance guidelines

It is a mandatory requirement that sound installation practice, as defined by applicable local codes and regulations, be followed in every instance in which such practice is applicable.

It is a mandatory requirement that, during installation of the cabling plant, care be taken to verify that noninsulated network cabling conductors do not make electrical contact with unintended conductors or ground.

33.7.4 Patch panel considerations

It is possible that the current carrying capability of a cabling cross-connect may be exceeded by a PSE. The designer should consult the manufacturers' specifications to verify compliance with the appropriate requirements.

33.7.5 Telephony voltages

The use of building wiring brings with it the possibility of wiring errors that may connect telephony voltages to a PSE or PD. Other than voice signals, the primary voltages that may be encountered are the "battery" and ringing voltages. Although there is no universal standard, the following maximums generally apply:

Battery voltage to a telephone line is generally 56 Vdc, applied to the line through a balanced 400 Ω source impedance. Ringing voltage is a composite signal consisting of an AC component and a DC component. The

AC component is up to 175 Vp at 20 Hz to 60 Hz with a 100 Ω source resistance. The DC component is 56 Vdc with 300 Ω to 600 Ω source resistance. Large reactive transients can occur at the start and end of each ring interval.

Application of any of the above voltages to the PI of a PSE or a PD shall not result in any safety hazard.

33.7.6 Electromagnetic emissions

The PD and PSE powered cabling link shall comply with applicable local and national codes for the limitation of electromagnetic interference.

33.7.7 Temperature and humidity

The PD and PSE powered cabling link segment is expected to operate over a reasonable range of environmental conditions related to temperature, humidity, and physical handling. Specific requirements and values for these parameters are beyond the scope of this standard.

33.7.8 Labeling

It is recommended that the PSE or PD (and supporting documentation) be labeled in a manner visible to the user with at least the following parameters:

- a) Power classification and power level in terms of maximum current drain over the operating voltage range, 36 V to 57 V, applies for PD only
- b) Port type (e.g., 100BASE-TX, TIA Category, or ISO Class)
- c) Any applicable safety warnings
- d) "PSE" or "PD" as appropriate
- e) Type (e.g., "Type 1" or "Type 2")

33.8 Protocol implementation conformance statement (PICS) proforma for Clause 33, DTE Power via MDI¹

33.8.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 33, DTE Power via MDI, shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

¹*Copyright release for PICS proformas:* Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

33.8.2 Identification

33.8.2.1 Implementation identification

Change text in 33.8.2.1 as follows:

Supplier ¹	
Contact point for einquiries about the PICS ¹	
Implementation Name(s) and Version(s) ^{1,3}	
Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) ²	
NOTE 1—Required for all implementations	
NOTE 2-May be completed as appropriate in meeting th	e requirements for the identification.
NOTE 3—The terms Name and Version should be interpre- ogy (e.g., Type, Series, Model).	eted appropriately to correspond with a supplier's terminol-

33.8.2.2 Protocol summary

Identification of protocol standard	IEEE Std 802.3-201x, Clause 33, DTE Power via MDI		
Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS			
Have any Exception items been required? No [] (See Clause 21; the answer Yes means that the implementation	Yes [] ation does not conform to IEEE Std 802.3-201x.)		
Date of Statement			

33.8.2.3 PD Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
*PDT2	Type 2 PD implementation	33.3.2	PD is Type 2	0	Yes [] No []
*PDCL	PD Classification	33.3.5	PD supports classification	PDT2:M	Yes [] No []
*PDCL2	Implementation supports 2-Event class signature	33.3.5	PD supports 2-Event class signature	PDT2:M	Yes [] No []
*DLLC	Implementation supports Data Link Layer classification	33.6	PD supports Data Link Layer classification	PDT2:M	Yes [] No []

33.8.2.4 PSE Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
*PSET1	Type 1 PSE implementation	33.1.4	Optional	0	Yes [] No []
*PSET2	Type 2 PSE implementation	33.1.4	Optional	0	Yes [] No []
*MID	Midspan PSE	33.2.1	PSE implemented as a midspan device	O/1	Yes [] No []
*MIDA	Alternative A Midspan PSE	33.2.2	Midspan PSE implements Alternative A	MID:O:2	Yes [] No []
*MAN	PSE supports management registers accessed through MII Management Interface	33.5	Optional	0	Yes [] No []
*CL	Implementation supports Physical Layer classification	33.2.6	Optional	O/1	Yes [] No []
*DLLC	Implementation supports Data Link Layer classification	33.6	PSE supports Data Link Layer classification	0	Yes [] No []
*1EPLC	Implementation supports 1-EventSingle-Event Physi- cal Layer classification	33.2.6.1	Optional	Ο	Yes [] No []
*2EPLC	Implementation supports 2-Event Physical Layer classification	33.2.6.2	Optional	0	Yes [] No []
*PA	Power Allocation	33.2.8	PSE implements power supply allocation	0	Yes [] No []
*PCA	Pair control ability—PSE supports the option to con- trol which PSE Pinout is used	33.5.1.1.5	Optional	0	Yes [] No []
*AC	Monitor AC MPS	33.2.9.1.1	PSE monitors for AC MPS	0.3	Yes [] No []
*DC	Monitor DC MPS	33.2.9.1.2	PSE monitors for DC MPS	0.3	Yes [] No []



Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

33.8.3 PICS proforma tables for DTE Power via MDI

33.8.3.1 Common device features

Item	Feature	Subclause	Value/Comment	Status	Support
COM1	Compatibility considerations.	33.1.2	PDs and PSEs compatible at their PIs	М	Yes []
COM2	Type 2 operation cabling		DC loop resistance 25Ω or less. Requirement satisfied by cate- gory 5e components (cables, cords, and connectors)	М	Yes []
COM3	Resistance unbalance	33.1.4.2	3 % or less	М	Yes []

33.8.3.2 Power sourcing equipment

Item	Feature	Subclause	Value/Comment	Status	Support
PSE1	PSE location	33.2.1	Requirements apply equally to Endpoint and Midspan PSE unless otherwise stated	М	Yes []
PSE2	Alternative A and Alternative B	33.2.3	Implement either Alternative A or Alternative B or both but not operate on same link segment simultaneously	М	Yes [] N/A []
PSE3	PSE behavior	33.2.4	In accordance with state dia- grams shown in Figure 33–9, Figure 33–9 continued, and Fig- ure 33–10e	М	Yes []
PSE4	Detection, classification, and turn on timing	33.2.4.1	In accordance with Table 33–4, Table 33–10, and Table 33–11	М	Yes []
PSE5	Backoff voltage	33.2.4.1	Not greater than V _{Off}	М	Yes []
PSE6	PSE variable definition permutations	33.2.4.4	Meet at least one allowable defi- nition described in Table 33–3	М	Yes []
PSE7	Type 2 PSE mutual identification	33.2.4.6	When powering a Type 2 PD, assigns a value of '2' to parame- ter_type if mutual identification is complete	PSET2: M	Yes [] N/A []
PSE8	Type 2 PSE powering a Type 1 PD	33.2.4.6	Meets the PI electrical require- ments of a Type 1 PSE, but may choose to meet the electrical requirements of a Type 2 PSE for I _{Con} , I _{LIM} , T _{LIM} , and P _{Type}	PSET2: M	Yes [] N/A []
PSE9	Applying power	33.2.5	Not until a PD requesting power has been successfully detected	М	Yes []
PSE10	Power pairs	33.2.5	Power supplied on the same pairs as those used for detection	М	Yes []
PSE11	Detecting PDs	33.2.5.1	Performed via the PSE PI	М	Yes []

Copyright © 2014 IEEE. All rights reserved.

I
Item	Feature	Subclause	Value/Comment	Status	Support
PSE12	PSE presents non-valid signature	33.2.5.1	As defined in Table 33–15	М	Yes []
PSE13	Open circuit voltage and short circuit current	33.2.5.1	Meet specifications for V_{oc} and I_{sc} in Table 33–4	М	Yes []
PSE14	Backdriven current	33.2.5.1	Not be damaged by up to 5 mA over the range of V_{Port_PSE}	М	Yes []
PSE15	Output capacitance	33.2.5.1	C _{out} in Table 33–11	М	Yes []
PSE16	Detection voltage with a valid PD signature connected	33.2.5.2	Meets V _{valid} in Table 33–4	М	Yes []
PSE17	Detection voltage measurements	33.2.5.2	At least two that create at least ΔV_{test} difference	М	Yes []
PSE18	Control slew rate when switch- ing detection voltages	33.2.5.2	Less than V_{slew} in Table 33–4	М	Yes []
PSE19	Accept as a valid signature	33.2.5.3	R_{good} and C_{good} , with up to V_{os} max and I_{os} max as defined in Table 33–5	М	Yes []
PSE20	Reject as an invalid signature	33.2.5.4	Resistance less than R_{bad} min, resistance greater than R_{bad} max, or capacitance greater than C_{bad} min	М	Yes []
PSE21	Classification permutations	33.2.6	Meet one allowable permutation in Table 33–8	М	Yes []
PSE22	Type 1 PSE does not implement Physical Layer classification	33.2.6	Assign all PDs to Class 0	PSET1: M	Yes [] N/A []
PSE23	Type 1 PSE failure to complete classification	33.2.6	Return to IDLE state or assign PD to Class 0	PSET1: M	Yes [] N/A []
PSE24	Type 2 PSE failure to complete classification	33.2.6	Return to IDLE state	PSET2: M	Yes [] N/A []
PSE25	Provide V _{Class} for 1-Event <u>Sin-</u> <u>gle-Event</u> Physical Layer clas- sification	33.2.6.1	Limited to I_{Class_LIM} as defined by Table 33–10	1EPLC: M	Yes [] N/A []
PSE26	Classification polarity for 1-Event<u>Single-Event</u> Physical Layer classification	33.2.6.1	Same as V _{Port_PSE}	1EPLC: M	Yes [] N/A []
PSE27	Classification timing for 1-Event Single-Event Physical Layer classification	33.2.6.1	In accordance with T _{pdc} in Table 33–10	1EPLC: M	Yes [] N/A []
PSE28	Measurement result of 1-Even- <u>+Single-Event</u> Physical Layer classification I _{Class}	33.2.6.1	Classify PD according to observed current based on Table 33–9	1EPLC: M	Yes [] N/A []
PSE29	Measurement timing of 1 – EventSingle-Event Physical Layer classification I _{Class}	33.2.6.1	Measurement taken after the minimum relevant class event timing in Table 33–10	1EPLC: M	Yes [] N/A []

I

Item	Feature	Subclause	Value/Comment	Status	Support
PSE30	Class 4 result for 1-EventSin- gle-Event Physical Layer clas- sification with a Type 1 PSE	33.2.6.1	Assign the PD to Class 0	PSET1: M	Yes [] N/A []
PSE31	Type 1 PSE 1-EventSingle- Event Physical Layer classifi- cation if I _{Class} is in the range of I _{Class_LIM}	33.2.6.1	Return to IDLE state or assign PD to Class 0	PSET1: M	Yes [] N/A []
PSE32	Type 2 PSE <u>1-EventSingle-</u> <u>Event</u> Physical Layer classifi- cation if I_{Class} is in the range of I_{Class} _LIM	33.2.6.1	Return to IDLE state	PSET2: M	Yes [] N/A []
PSE33	In the CLASS_EV1 and CLASS_EV2 states, provide V _{Class}	33.2.6.2	As defined in Table 33–10	2EPLC: M	Yes [] N/A []
PSE34	Classification timing in CLASS_EV1 state	33.2.6.2	In accordance with T_{CLE1} in Table 33–10	2EPLC: M	Yes [] N/A []
PSE35	In the CLASS_EV1 and CLASS_EV2 states, measure- ment result I _{Class}	33.2.6.2	Classify PD according to Table 33–9	2EPLC: M	Yes [] N/A []
PSE36	In the MARK_EV1 and MARK_EV2 states, provide V _{Mark}	33.2.6.2	In accordance with Table 33–10	2EPLC: M	Yes [] N/A []
PSE37	Classification timing in MARK_EV1	33.2.6.2	In accordance with T _{ME1} in Table 33–10	2EPLC: M	Yes [] N/A []
PSE38	Classification timing in CLASS_EV2 state	33.2.6.2	In accordance with T_{CLE2} in Table 33–10	2EPLC: M	Yes [] N/A []
PSE39	Classification timing in MARK_EV2 state	33.2.6.2	In accordance with T _{ME2} in Table 33–10	2EPLC: M	Yes [] N/A []
PSE40	Type 2 PSE 2-Event Physical Layer classification if I_{Class} is greater than or equal to I_{Class_LIM} min	33.2.6.2	Returns to IDLE state	2EPLC: M	Yes [] N/A []
PSE41	Current limitation during class events	33.2.6.2	Meet I _{Class_LIM}	2EPLC: M	Yes [] N/A []
PSE42	Current limitation during mark events	33.2.6.2	Meet I _{Mark_LIM}	2EPLC: M	Yes [] N/A []
PSE43	Measurement timing of 2-Event Physical Layer classification I _{Class}	33.2.6.2	Taken after the minimum relevant class event timing in Table 33–10	2EPLC: M	Yes [] N/A []
PSE44	Class event and mark event voltages polarity	33.2.6.2	Same as V _{Port_PSE}	2EPLC: M	Yes [] N/A []
PSE45	Voltage level at PI when transition to POWER_ON state	33.2.6.2	Completes 2-Event classification and transitions to POWER_ON with PI voltage greater than or equal to V _{Mark} min	2EPLC: M	Yes [] N/A []
PSE46	Return to IDLE state	33.2.6.2	$\begin{array}{c} Maintains PI \ voltage \ at \ V_{Reset} \ for \\ at \ least \ T_{Reset} \ min \ before \ starting \\ new \ detection \ cycle \end{array}$	2EPLC: M	Yes [] N/A []

I

I

Item	Feature	Subclause	Value/Comment	Status	Support
PSE47	Power supply output		When the PSE provides power to the PI, conforms with Table 33– 11	М	Yes []
PSE48	Load regulation	33.2.7.1	Met with $(I_{Hold} \max \times V_{Port_PSE} \min)$ to $P_{Type} \min$ load step at a rate of change of at least 15 mA/µs max	М	Yes []
PSE49	Voltage transients	33.2.7.1	Limited to 3.5 V/ μ s max for load changes up to 35 mA/ μ s	М	Yes []
PSE50	Voltage transients (30 µs to 250 µs)	33.2.7.2	No less than $K_{Tran lo}$ below $V_{Port PSE}$ min and meet requirements of 33.2.7.7.	PSET2: M	Yes []
PSE51	Voltage transients (greater than 250 µs)	33.2.7.2	Meet V_{Port_PSE} specification	М	Yes []
PSE52	Power feeding ripple and noise	33.2.7.3	Met for common-mode and/or pair-to-pair noise values for power outputs from $(I_{Hold} \max \times V_{Port_PSE} \min)$ to $P_{Type} \min$ at static operating V_{Port_PSE}	Μ	Yes []
PSE53	AC current waveform parameters	33.2.7.4	I_{Peak} minimum equals Equation (33–4) for T_{CUT} minimum and 5% duty cycle minimum.	М	Yes []
PSE54	Inrush current limit	33.2.7.5	PSE limits the maximum current sourced at the PI	М	Yes []
PSE55	Inrush current template	33.2.7.5	Current sourced does not exceed the PSE inrush template in Figure 33–13	М	Yes []
PSE56	Short circuit condition	33.2.7.7	Remove power from PI before I _{PSEUT} is exceeded. Equation (33–6) and Figure 33–14.	М	Yes []
PSE57	Short circuit current and time	33.2.7.7	In accordance with I_{LIM} and T_{LIM} in Table 33–11	М	Yes []
PSE58	Short circuit power removal	33.2.7.7	Begins within T _{LIM} in Table 33–11	М	Yes []
PSE59	Turn off time	33.2.7.8	Applies to the discharge time from $V_{Port\ PSE}$ to V_{Off} with a test resistor of 320 k Ω attached to the PI.	М	Yes []
PSE60	Turn off voltage	33.2.7.9	Applies to the PI voltage in the IDLE state	М	Yes []
PSE61	Current unbalance	33.2.7.11	Applies to the two conductors of a power pair over the current load range in accordance with I _{unb} in Table 33–11.	М	Yes []
PSE62	Type 2 PSEs in the presence of $(I_{unb} / 2)$	33.2.7.11	Meet the requirements of 25.4.5	PSET2: M	Yes []

Item	Feature	Subclause	Value/Comment	Status	Support
PSE63	Power allocation	33.2.8	Not be based solely on historical data of power consumption of the attached PD	PA:M	Yes [] N/A []
PSE64	PSE monitoring AC MPS component	33.2.9.1.1	Meets "AC Signal parameters" and "PSE PI voltage during AC disconnect detection" parame- ters in Table 33–12	AC:M	Yes [] N/A []
PSE65	PSE AC MPS component pres- ent	33.2.9.1.1	When AC impedance at the PI is equal to or lower than $ Z_{ac1} $ in Table 33–12	AC:M	Yes [] N/A []
PSE66	PSE AC MPS component absent	33.2.9.1.1	When AC impedance at the PI equal to or greater than $ Z_{ac2} $ in Table 33–12	AC:M	Yes [] N/A []
PSE67	Power removal	33.2.9.1.1	When AC MPS has been absent for a time duration greater than T_{MPDO}	AC:M	Yes [] N/A []
PSE68	PSE DC MPS component pres- ent	33.2.9.1.2	I_{Port} is greater than or equal to I_{Hold} max for at least T_{MPS} min as specified in Table 33–11	DC:M	Yes [] N/A []
PSE69	PSE DC MPS component absent	33.2.9.1.2	I _{Port} is less than or equal to I _{Hold} min as specified in Table 33–11	DC:M	Yes [] N/A []
PSE70	Power removal	33.2.9.1.2	When DC MPS has been absent for a time duration greater than T_{MPDO}	DC:M	Yes [] N/A []
PSE71	Not remove power	33.2.9.1.2	When the DC current is greater than or equal to I_{Hold} max contin- uously for at least T_{MPS} every $T_{MPS} + T_{MPDO}$	DC:M	Yes [] N/A []

33.8.3.3 Powered devices

Change text in section 33.8.3.3 as follows:

Item	Feature	Subclause	Value/Comment	Status	Support
PD1	Accept power	33.3.1	On either set of PI conductors	М	Yes []
PD2	Polarity insensitive	33.3.1	Both Mode A and Mode B per Table 33–13	М	Yes []
PD3	Source power	33.3.1	The PD does not source power on its PI	М	Yes []
PD4	Voltage tolerance	33.3.1	Withstand 0 V to 57 V at the PI indefinitely without permanent damage	М	Yes []
PD5	Underpowered Type 2 PD	33.3.2	If PD does not successfully observe 2-Event Physical Layer classification or Data Link Layer classification, con- forms to Type 1 PD power restrictions and provides the user with an active indication if underpowered	PDT2:M	Yes [] N/A []
PD6	Current unbalance	33.3.2	Type 2 PDs meet the requirements of 25.4.5 in presence of $(I_{unb}/2)$	PDT2:M	Yes [] N/A []
PD7	PD behavior	33.3.3	According to state diagram shown in Figure 33–16	М	Yes []
PD8	Valid and non-valid detection signatures	33.3.4	Presented between positive V_{PD} and negative V_{PD} on each set of pairs defined in 33.3.1	М	Yes []
PD9	Non-valid detection signature	33.3.4	When powered, present an invalid signature on the set of pairs not drawing power	М	Yes []
PD10	Valid detection signature	33.3.4	Characteristics defined in Table 33–14	М	Yes []
PD11	Non-valid detection signature	33.3.4	Exhibit one or both of the characteristics described in Table 33–15	М	Yes []
PD12	PD classifications	33.3.5	Meets at least one permutation listed in Table 33–8	PDCL:M	Yes []
PD13	PD implementing 2-Event class signature	33.3.5.1	Returns Class 4	PDCL2:M	Yes [] N/A []
PD14	Type 2 PD classification behavior	33.3.5.1	Conforms to electrical specifications in Table 33–17	PDT2:M	Yes [] N/A []
PD15	Classification signature	33.3.5.1	As defined in Table 33–16	PDCL:M	Yes [] N/A []
PD16	Classification signature	33.3.5.1	One classification signature during classification	PDCL:M	Yes [] N/A []

Copyright © 2014 IEEE. All rights reserved.

Item	Feature	Subclause	Value/Comment	Status	Suppor
PD17	2-Event class signature	33.3.5.2	Class 4 in accordance with the maximum power draw as spec- ified in Table 33–18	PDCL2:M	Yes [] N/A []
PD18	2-Event class signature behavior	33.3.5.2	As defined in Table 33–17	PDCL2:M	Yes [] N/A []
PD19	Type 2 PD electrical requirements	33.3.5.2	As defined by Table 33–18 of the Type defined in its pse_power_type state variable	PDT2:M	Yes [] N/A []
PD20	Mark event current and 2- Event class signature	33.3.5.2.1	Draw I _{Mark} and present a non- valid detection signature as defined in Table 33–15	PDCL2:M	Yes [] N/A []
PD21	Mark event current limits	33.3.5.2.1	Not exceed I_{Mark} when voltage at the PI enters V_{Mark} as defined in Table 33–17	PDCL2:M	Yes [] N/A []
PD22	PD current draw	33.3.5.2.1	I _{Mark} until the PD transitions from DO_MARK_EVENT state to the IDLE state	PDCL2:M	Yes [] N/A []
PD23	PSE identification	33.3.6	Identify as Type 1 or Type 2 (see Figure 33–16)	PDT2:M	Yes []
PD24	PD power supply	33.3.7	Operate within the characteris- tics in Table 33–18	М	Yes []
PD25	PD turn on voltage	33.3.7.1	PD turns on at a voltage less than or equal to V_{On_PD}	М	Yes []
PD26	PD stay on voltage	33.3.7.1	Stay on for all voltages in the range of V_{Port_PD}	М	Yes []
PD27	PD turn off voltage	33.3.7.1	Turn off at a voltage less than V_{Port_PD} min and greater than V_{Off_PD}	М	Yes []
PD28	Startup oscillations	33.3.7.1	Shall turn on or off without startup oscillations and within the first trial at any load value	М	Yes []
PD29	P _{Port_PD} definition	33.3.7.2.1	When PD is fed by $V_{Port\ PD}$ min to $V_{Port\ PD}$ max with R_{Ch} (as defined in Table 33–1) in series	М	Yes []
PD30	Type 2 PD input inrush current	33.3.7.3	With pse_power_type state set to 2 prior to power-on, operate as a Type 1 PD for at least T _{delay} min	PDT2:M	Yes [] N/A []
PD31	Input inrush current	33.3.7.3	Limited by the PD if C_{port} is greater than or equal to 180 μ F so that I_{Inrush}_{PD} max is satisfied.	М	Yes []
PD32	Peak power	33.3.7.4	Not to exceed P_{Class_PD} max for more than T_{CUT} min and 5% duty cycle	М	Yes []
PD33	Peak operating power	33.3.7.4	Not to exceed P _{Peak} max	М	Yes []
PD34	RMS DC and ripple current	33 3 7 4	Bounded by Equation (33–10)	М	Yes []

Copyright © 2014 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

I

Item	Feature	Subclause	Value/Comment	Status	Support
PD35	$\begin{array}{c} Maximum \ I_{Port} \ for \ all \ operations \\ ing \ V_{Port_PD} \end{array}$	33.3.7.4	Defined by Equation (33–11)	М	Yes []
PD36	Peak transient current	33.3.7.5	Not to exceed 4.70 mA/µs in either polarity	М	Yes []
PD37	Specifications for I _{PDUT}	33.3.7.5	Operate below upperbound template defined in Figure 33–18	М	Yes []
PD38	Behavior during transients at the PSE PI	33.3.7.6	As specified in 33.3.7.6	М	Yes []
PD39	Ripple and noise	33.3.7.7	As specified in Table 33–18 for the common-mode and/or differential pair-to-pair noise at the PD PI	М	Yes []
PD40	Ripple and noise specification	33.3.7.7	For all operating voltages in the range defined by $V_{Port_{PD}}$ in Table 33–18	М	Yes []
PD41	Ripple and noise presence	33.3.7.7	Operates in the presence of rip- ple and noise generated by the PSE that appears at the PD PI	М	Yes []
PD42	Classification stability	33.3.7.8	Class signature valid within T_{class} and remains valid for the duration of the classification period	М	Yes []
PD43	Backfeed voltage	33.3.7.9	Mode A and Mode B per 33.3.7.9	М	Yes []
PD44	Maintain power signature		PD provides a valid MPS at the PI as defined in	М	Yes []
PD45	No longer require power		Remove both components of the Maintain Power Signature	М	Yes []

Copyright © 2014 IEEE. All rights reserved.

33.8.3.4 Electrical specifications applicable to the PSE and PD

Item	Feature	Subclause	Value/Comment	Status	Support
EL1	Conductor isolation	33.4.1	Provided between accessible external conductors including frame ground and all MDI leads	М	Yes []
EL2	Strength tests for electrical isolation	33.4.1	Withstand at least one of the electrical strength tests specified in 33.4.1	М	Yes []
EL3	Insulation breakdown	33.4.1	No breakdown of insulation during electrical isolation tests	М	Yes []
EL4	Isolation resistance	33.4.1	At least 2 MΩ, measured at 500 Vdc after electrical isolation tests	М	Yes []
EL5	Isolation and grounding requirements	33.4.1	Conductive link segments that have different requirements have those requirements provided by the port-to-port isolation of the NID	М	Yes []
EL6	Environment A requirements for multiple instances of PSE and/or PD	33.4.1.1.1	Meet or exceed the isolation requirement of the MAU/PHY with which they are associated	!MID:M	Yes [] N/A []
EL7	Environment A requirement	33.4.1.1.1	Switch more negative conductor	М	Yes [] N/A []
EL8	Environment B requirements for multiple instances of PSE and/or PD	33.4.1.1.2	Meet or exceed the isolation requirement of the MAU/PHY with which they are associated	!MID:M	Yes [] N/A []
EL9	Fault tolerance for PIs encom- passed within the MDI	33.4.2	Meet requirements of the appropriate specifying clause	!MID:M	Yes [] N/A []
EL10	Fault tolerance for PSE PIs not encompassed within an MDI	33.4.2	Meet the requirements of 33.4.2	М	Yes [] N/A []
EL11	Common-mode fault tolerance	33.4.2	Each wire pair withstands without damage a 1000 V common-mode impulse applied at E_{cm} of either polarity	М	Yes []
EL12	The shape of the impulse for item common-mode fault tolerance	33.4.2	0.3/50 μs (300 ns virtual front time, 50 μs virtual time of half value)	М	Yes []
EL13	Common-mode to differential- mode impedance balance for transmit and receive pairs	33.4.3	Exceeds Equation (33–15) for 10Mb/s PHYs and Equation (33–16) for 100Mb/s or greater PHYs	М	Yes []
EL14	Common-mode AC output voltage	33.4.4	Magnitude while transmitting data and with power applied does not exceed 50 mV peak when operating at 10 Mb/s and 50 mV peak-to-peak when operating at 100 Mb/s or greater	М	Yes []

Item	Feature	Subclause	Value/Comment	Status	Support
EL15	Frequency range for common- mode AC output voltage measurement	33.4.4	From 1 MHz to 100 MHz	М	Yes []
EL16	Common-mode AC output voltage measurement	33.4.4	While the PHY is transmitting data, the PSE or PD is operat- ing, and with the enumerated PSE load or PD source	М	Yes []
EL17	Noise from an operating PSE or PD to the differential transmit and receive pairs	33.4.6	Does not exceed 10 mV peak- to-peak measured from 1 MHz to 100 MHz under the conditions specified in 33.4.4	М	Yes []
EL18	Return loss requirements	33.4.7	Specified in 14.3.1.3.4 for a 10 Mb/s PHY, in ANSI X3.263:1995 for a 100 Mb/s PHY, and 40.8.3.1 for a 1000 Mb/s PHY	М	Yes []
EL19	100BASE-TX Type 2 End- point PSE and PD channel unbalance	33.4.8	Meet requirements of Clause 25 in the presence of $(I_{unb}/2)$	М	Yes [] N/A []

33.8.3.5 Electrical specifications applicable to the PSE

Change section 33.8.3.5 as follows:

Item	Feature	Subclause	Value/Comment	Status	Support
PSEEL1	Short circuit fault tolerance	33.4.2	Any wire pair withstands any short circuit to any other pair for an indefinite amount of time	М	Yes []
PSEEL2	Magnitude of short circuit current	33.4.2	Does not exceed I _{LIM} max	М	Yes []
PSEEL3	Limitation of electromag- netic interference.	33.4.5	PSE complies with applicable local and national codes	М	Yes []
PSEEL4	Alternative A Type 2 Mid- span PSEs that support 100BASE-TX	33.4.8	Enforce channel unbalance currents less than or equal to Type 1 Iunb (see Table 33–11) or meet 33.4.9.2.	MIDA: M	Yes [] N/A []
PSEEL5	Insertion of Midspan at FD	33.4.9	Comply with the guidelines specified in 33.4.9 items a) and b)	MID:M	Yes [] N/A []
PSEEL6	Resulting "channel"	33.4.9	Installation of a Midspan PSE does not increase the length to more than 100 m as defined in ISO/IEC 11801.	MID:M	Yes [] N/A []
PSEEL7	Configurations with Midspan PSE	33.4.9	Not alter transmission require- ments of the "permanent link"	MID:M	Yes [] N/A []
PSEEL8	DC continuity in power injecting pairs	33.4.9	Does not provide DC continu- ity between the two sides of the segment for the pairs that inject power	MID:M	Yes [] N/A []
PSEEL9	Midspan PSE inserted as a "connector" or "telecom outlet"	33.4.9.1	Meet transmission parameters NEXT, insertion loss, and return loss	MID:M	Yes [] N/A []
PSEEL10	Midspan PSE NEXT	33.4.9.1.1	Meet values detemined by Equation (33–18) from 1 MHz to 100 MHz, but not greater than 65 dB	MID:M	Yes [] N/A []
PSEEL11	Midspan PSE Insertion Loss	33.4.9.1.2	Meet values determined by Equation (33–19) from 1 MHz to 100 MHz, but not less than 0.1 dB	MID:M	Yes [] N/A []
PSEEL12	Midspan PSE Return Loss	33.4.9.1.3	Meet or exceed values in Table 33–20 for transmit and receive pairs from 1 MHz to 100 MHz	MID:M	Yes [] N/A []
PSEEL13	Work area or equipment cable Midspan PSE	33.4.9.1.4	Meet the requirements of this clause and the specifications for a Category 5 (jumper) cord as specified in ISO/IEC 11801- 2002 or ANSI/TIA-568 C.2 <u>ANSI/TIA/EIA-568-A:1995</u> for insertion loss, NEXT, and return loss for transmit and receive pairs	MID:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
PSEEL14	Alternative A Midspan PSE signal path requirements	33.4.9.2	Exceed transfer function gain expressed in Equation (33–20) from 0.10 MHz to 1 MHz at the pins of the PI used as 100BASE-TX transmit pins	MIDA: M	Yes [] N/A []
PSEEL15	Alternative A Midspan PSE signal path requirements bias current	33.4.9.2	Met with DC bias current between 0 mA and $(I_{unb}/2)$	MIDA: M	Yes [] N/A []

33.8.3.6 Electrical specifications applicable to the PD

Item	Feature	Subclause	Value/Comment	Status	Support
PDEL1	PD common-mode test requirement	33.4.4	The PIs that require power terminated as illustrated in Figure 33–22	М	Yes []

33.8.3.7 Management function requirements

I

Item	Feature	Subclause	Value/Comment	Status	Support
MF1	Management capability	33.5	Access to register definitions defined in 33.5.1 via interface described in 22.2.4 or 45.2 or equivalent	MAN:M	Yes [] N/A []
MF2	PSE registers	33.5.1	Register address 11 for control functions and register address 12 for status functions	MAN:M	Yes [] N/A []
MF3	Register bits latching high (LH)	33.5.1	Remain high until read via the management interface	MAN:M	Yes [] N/A []
MF4	Latching register bit after read	33.5.1	Assumes a value based on the current state of the condition it monitors	MAN:M	Yes [] N/A []
MF5	PSE Control register reserved bits (11.15:6)	33.5.1.1.1	Not affected by writes and return a value of zero when read	MAN:M	Yes [] N/A []
MF6	Data Link Layer classification not supported	33.5.1.1.2	Ignore writes to bit 11.5 and return a value of zero when read	MAN* !DLLC: M	Yes [] N/A []
MF7	Data Link Layer classification supported	33.5.1.1.2	Ignore writes to bit 11.5 and return a value of one when function cannot be disabled	MAN* DLLC: M	Yes [] N/A []
MF8	Enable/disable Data Link Layer classification capability	33.5.1.1.2	Capability enabled by setting bit 11.5 to one and disabled by setting bit 11.5 to zero	MAN* DLLC: M	Yes [] N/A []
MF9	Physical Layer classification not supported	33.5.1.1.3	Ignore writes to bit 11.4 and return a value of zero when read	MAN* !CL:M	Yes [] N/A []
MF10	Physical Layer classification supported	33.5.1.1.3	Ignore writes to bit 11.4 and return a value of one when function cannot be disabled	MAN* CL:M	Yes [] N/A []
MF11	Enable/disable Physical Layer classification	33.5.1.1.3	Function enabled by setting bit 11.4 to one and disabled by setting bit 11.5 to zero	MAN* CL:M	Yes [] N/A []
MF12	Pair Control Ability not supported	33.5.1.1.4	Ignore writes to bits 11.3:2	MAN* !PCA:M	Yes [] N/A []
MF13	Writes to 11.3:2 when Pair Control Ability not supported	33.5.1.1.4	Return the value that reports the supported PSE Pinout Alternative	MAN* !PCA:M	Yes [] N/A []
MF14	Bits 11.3:2 set to '01'	33.5.1.1.4	Forces the PSE to use Alternative A	MAN* PCA:M	Yes [] N/A []
MF15	Bits 11.3:2 set to '10'	33.5.1.1.4	Forces the PSE to use Alternative B	MAN* PCA:M	Yes [] N/A []
MF16	Pair control ability bit (12.0)	33.5.1.1.4	A value of one sets the mr_pse_alternative variable	MAN* PCA:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
MF17	PSE function disabled	33.5.1.1.5	Setting PSE Enable bits 11.1:0 to a '00', also the MDI shall function as it would if it had no PSE function	MAN:M	Yes [] N/A []
MF18	PSE function enabled	33.5.1.1.5	Setting PSE Enable bits 11.1:0 to a '01'	MAN:M	Yes [] N/A []
MF19	PSE enable bits (11.1:0)	33.5.1.1.5	Writing to these register bits shall set mr_pse_enable to the corresponding value: '00' = disable, '01' = enable and '10' = force power	MAN:M	Yes [] N/A []
MF20	PSE Type electrical parameters bit (12.15)	33.5.1.2.1	Set to zero when the PSE state diagram sets the state variable set_parameter_type to 1. Set to one when set_parameter_type is set to 2	MAN:M	Yes [] N/A []
MF21	Data Link Layer classification enabled bit (12.14)	33.5.1.2.2	Set to one when the PSE state diagram sets true pse_dll_en- abled. Set to zero when the PSE state diagram sets false pss_dll_enabled	MAN:M	Yes [] N/A []
MF22	Power denied bit (12.12)	33.5.1.2.4	A value of one indicates power has been denied or removed due to an error condition	MAN:M	Yes [] N/A []
MF23	Power denied bit implementation	33.5.1.2.4	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF24	Valid signature bit (12.11)	33.5.1.2.5	One indicates a valid signature has been detected. Set to one when mr_valid_signature tran- sitions from FALSE to TRUE.	MAN:M	Yes [] N/A []
MF25	Valid signature bit implementation	33.5.1.2.5	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF26	Invalid signature bit (12.10)	33.5.1.2.6	One indicates an invalid signature has been detected. Set to one entering SIGNA- TURE_INVALID state	MAN:M	Yes [] N/A []
MF27	Invalid signature bit implementation	33.5.1.2.6	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF28	Short circuit bit (12.9)	33.5.1.2.7	Bit indicates a short circuit MA condition has been detected. Set to one entering ERROR_DELAY state.		Yes [] N/A []
MF29	Short circuit bit implementation	33.5.1.2.7	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
MF30	Overload bit (12.8)	33.5.1.2.8	Bit indicates an overload con- dition has been detected. Set to one when entering the ERROR_DELAY_OVER state	MAN:M	Yes [] N/A []
MF31	Overload bit implementation	33.5.1.2.8	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF32	MPS absent bit (12.7)	33.5.1.2.9	Bit indicates an MPS Absent condition has been detected. Set to one when transitions directly from POWER_ON to IDLE state when MPS is absent for a duration greater than T _{MPDO} as specified in 33.2.9	MAN:M	Yes [] N/A []
MF33	MPS Absent bit implementation	33.5.1.2.9	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []

Copyright © 2014 IEEE. All rights reserved.

I

33.8.3.8 Data Link Layer classification requirements

Item	Feature	Subclause	Value/Comment	Status	Support
DLL1	Reserved fields	33.6	Reserved fields in Power via MDI TLV transmitted as zeroes and ignored upon receipt	М	Yes [] N/A []
DLL2	Data Link Layer classifica- tion standards compliance	33.6.1	Meet mandatory parts of IEEE Std 802.1AB-2009	DLLC:M	Yes [] N/A []
DLL3	TLV frame definitions	33.6.1	Meet requirements for Type, Length, and Value (TLV) defined in 79.3.2	DLLC:M	Yes [] N/A []
DLL4	Control state diagrams	33.6.1	Meet state diagrams defined in 33.6.3	DLLC:M	Yes [] N/A []
DLL5	Type 2 PSE LLDPDU	33.6.2	Transmitted within 10 seconds of Data Link Layer classification being enabled as indicated by pse_dll_enabled	DLLC:M	Yes [] N/A []
DLL6	Type 1 PSE LLDPDU	33.6.2	Transmitted when Data Link Layer classification is ready as indicated by pse_dll_ready	DLLC:M	Yes [] N/A []
DLL7	PD Data Link Layer classification ready	33.6.2	Set state variable pd_dll_ready within 5 min of Data Link Layer classifi- cation being enabled as indicated by pd_dll_enabled	DLLC:M	Yes [] N/A []
DLL8	PD requested power value change	33.6.2	LLDPDU with updated "PSE allocated power value" sent within 10 seconds	DLLC:M	Yes [] N/A []
DLL9	PSE allocated power value change	33.6.2	LLDPDU with updated "PD requested power value" sent within 10 seconds	DLLC:M	Yes [] N/A []
DLL10	PSE power control state diagrams	33.6.3	Meet the behavior shown in Figure 33–27	DLLC:M	Yes [] N/A []
DLL11	PD power control state diagrams	33.6.3	Meet the behavior shown in Figure 33–28	DLLC:M	Yes [] N/A []

33.8.3.9 Environmental specifications applicable to PSEs and PDs

Item	Feature	Subclause	use Value/Comment		Support
ES1	Safety	33.7.1	Conforms to IEC 60950-1:2001	М	Yes []
ES2	PSE classified as a limited power source	33.7.1	In accordance with IEC 60950-1:2001		Yes []
ES3	Safety	33.7.1	Comply with all applicable local and national codes	М	Yes []
ES4	Telephony voltages	33.7.5	Application thereof described in 33.7.5 not result in any safety hazard		Yes []
ES5	Limitation of electromagnetic interference	33.7.6	PD and PSE powered cabling comply with applicable local and national codes	М	Yes []

33.8.3.10 Environmental specifications applicable to the PSE

Item	Feature	Subclause	Value/Comment	Status	Support
PSEES1	Safety	33.7.1	Limited Power Source in accordance with IEC 60950- 1:2001	М	Yes []

Annex 33A

(informative)

PSE-PD stability

Editor's Note: (to be removed prior to Working Group ballot) - All annexes are to be at the end of the draft. Prior to Working Group ballot, editor should move Clause 79 before Annex 33A in the frame book.

Insert 33A.3 and 33A.4 after 33A.2 as follows:

33A.3 Intra Pair Resistance Unbalance

Operation for all Types requires that the resistance unbalance be 3% or less. Resistance unbalance is a measure of the difference between the two conductors of a twisted pair in the 100 Ω balanced cabling system. Resistance unbalance is defined as in Equation (33A–1):

$$\left\{\frac{(R_{\max} - R_{\min})}{(R_{\max} + R_{\min})} \times 100\right\}_{\%}$$
(33A-1)

where

I

<i>R</i> _{max}	is the resistance of the channel conductor with the highest resistance
<i>R</i> _{min}	is the resistance of the channel conductor with the lowest resistance

33A.4 Recommended Channel Requirement For pair-to-pair Resistance Unbalance in 4-Pair Operation

Four pair operation requires the specification of resistance unbalance between each two pairs of the channel, not greater than 100 milliohms or resistance unbalance of 7% whichever is a greater unbalance. Resistance unbalance between the channel pairs is a measure of the difference of resistance of the common mode pairs of conductors used for power delivery. Channel pair-to-pair resistance unbalance is defined by Equation (33A–2):

$$\left\{\frac{(R_{ch_{\max}} - R_{ch_{\min}})}{(R_{ch_{\max}} + R_{ch_{\min}})} \times 100\right\}_{\%}$$
(33A-2)

Channel pair-to-pair resistance difference is defined by Equation (33A-3):

 $\{R_{ch_max} - R_{ch_min}\}$ (33A-3)

where

 R_{ch_max} is the sum of channel pair elements with highest common mode resistance R_{ch_min} is the sum of channel pair elements with lowest common mode resistance Common mode resistance is the resistance of the two wires in a pair (including connectors), connected in parallel.

NOTE—7% is the worst case pair-to-pair resistance unbalance at 100 milliohms of channel pair-to-pair resistance difference. At 100 meter channel length, the cable and connectors ensures 5.5% maximum channel pair-to-pair resistance unbalance.

33A.5 PD PI pair-to-pair current unbalance requirements

The following design guide lines may be implemented to ensure PD PI P2P_Iunb requirements are met:

$$R_{\text{Pair}PD_{max}} = \begin{cases} 1.750 \times R_{\text{Pair}PD_{min}} + 0.080 & \text{for PD Type 3, Class 5} \\ 1.800 \times R_{\text{Pair}PD_{min}} + 0.080 & \text{for PD Type 3, Class 6} \\ 2.010 \times R_{\text{Pair}PD_{min}} + 0.105 & \text{for PD Type 3, Class 7} \\ 2.200 \times R_{\text{Pair}PD_{min}} + 0.125 & \text{for PD Type 3, Class 8} \end{cases}$$
(33A-4)

For PD power above the values shown in Table 33–18 and up to P_{Class} , stringent requirement will be needed to not exceed I_{Con-2P_unb} by means of smaller constants α and β in the equation $R_{Pair_PD_max} = \alpha \times R_{Pair_PD_min} + \beta$.

 $R_{Pair_PD_max}$ and $R_{Pair_PD_min}$ represent PD common mode input effective impedance of pairs of the same polarity. The effective resistance Z_i is the measured voltage $V_{eff_pd_i}$, divided by the current through the path as described below and as shown in the example in Figure 33A–4.



Figure 33A–4—PSE PI unbalance specification and E2EP2PRunb

Positive pairs: $Z_1 = R_{Pair_PD_min} = V_{eff_Pd1}/i_1$ $Z_3 = R_{Pair_PD_max} = V_{eff_Pd3}/i_3$ Negative pairs: $Z_2 = R_{Pair_PD_min} = V_{eff_Pd2}/i_2$ $Z_4 = R_{Pair_PD_max} = V_{eff_Pd4}/i_4$

Annex 33B

(normative)

PSE PI pair-to-pair resistance/current unbalance

Editor's Note (remove prior to D2.0): Yair working to move the shalls to Clause 33. Readers are encouraged to participate.

Pair-to-pair current unbalance refers to current differences in powered pairs of the same polarity. Current unbalance can occur in positive and negative powered pairs when a PSE uses all four pairs to deliver power to a PD.

Current unbalance of a PSE shall be met with R_{load_max} and R_{load_min} as specified by Table 1. The details for derivation of R_{load_max} and R_{load_min} can be found in Annex 33E.

A compliant unbalanced load consists of the channel (cables and connectors) and the PD effective resistances.

Equation (33–4f) is described in 33.2.7.4.1, specified for the PSE, assures that E2EP2PRunb will be met in a compliant 4-pair powered system. Figure 1 illustrates the relationship between PSE PI Equation (33–4f) and $R_{load\ max}$ as specified in Table 1.



Figure 33B–1—PSE PI unbalance specification and E2EP2PRunb

Table 33B–1—R_{load max} and R_{load min} requirements

PSE Class	$R_{load_min}(\Omega)$	$R_{load_max}\left(\Omega ight)$
5	0.723	1.628
6	0.623	1.289
7	0.590	1.090
8	0.544	0.975

Copyright © 2014 IEEE. All rights reserved. This is an unapproved IEEE Standards draft, subject to change. Equation (33–4f) specifies the PSE effective resistances required to meet E2EP2PRunb in the presence of all compliant, unbalanced loads attached to the PSE PI. There are three alternate test methods for R_{PSE_max} and R_{PSE_min} and determining conformance to Equation (33–4f).

Measurement methods to determine R_{PSE max} and R_{PSE min} are defined in 33B.1, 33B.2, and 33B.3.

33B.1 Direct R_{PSE} measurement

If there is access to internal circuits, effective resistance may be determined by sourcing current in each path corresponding to maximum P_{Class} operation, and measuring the voltage across all components that contribute to the effective resistance, including circuit board traces and all components passing current to the PSE PI output connection. The effective resistance is the measured voltage V_{eff} , divided by the current through the path e.g. the effective value of R_{PSE} min = V_{eff1}/i_1 as shown in Figure 2.

The two sections that follow, 33B.2 and 33B.3 illustrate two other possible measurements of PSE effective resistances for $R_{pse\mbox{ max}}$ and $R_{pse\mbox{ min}}$ Equation (33–4f) verification, if the internal circuits are not accessible.



Figure 33B-2—Direct measurements of effective R_{pse_max} and R_{pse_min}

33B.2 Effective resistance R_{PSE} measurement

Figure 3 shows a possible test circuit for effective resistance measurements on a PSE port for evaluating conformance to Equation (33–4f).



Figure 33B–3—Effective resistance test circuit

The Effective Resistance Test Procedure is described below:

- With the PSE powered on, set the following current values

 a. 10 mA < I₂ < 50 mA
 b. I₁ = 0.5 × (P_{max}/V_{port}) I₂

 Measure V_{diff} across V₁, V₂.
 Reduce I₁ by 20% (=I₁'). Ensure I₂ remains unchanged.
 Measure V_{diff}' across V₁, V₂.
 Calculate R_{eff1}:

 R_{eff1} = [(V_{diff}) (V_{diff}')] / (I₁ I₁')

 Repeat procedure for R_{eff2}, with I₁, I₂ values swapped.
 Repeat procedure for R_{eff3}, R_{eff4}.
- 9) Evaluate compliance with Equation (33–4f).

The effective resistance test method applies to the general case. If pair-to-pair balance is actively controlled in a manner that changes effective resistance to achieve balance, then the current unbalance measurement method described in 33B.3 should be used.

33B.3 Current unbalance R_{PSE} measurement

Unbalanced load resistances must be selected per Table 1. Current unbalance must be met for any pair-topair resistances meeting the equation. Selected resistance values which provide adequate verification are Copyright © 2014 IEEE. All rights reserved. This is an unapproved IEEE Standards draft, subject to change. dependent upon PSE circuit implementation and as such are left to the designer. Figure 4 shows a test circuit for the current unbalance measurement.



The current unbalance test method is described below:

- 1)
- Use R_{load_min} and R_{load_max} from Table 1. With the PSE powered on, adjust the load for maximum power at the PSE. 2)
- 3) Measure I_1 , I_2 .
- Swap R $_{max}$, R $_{min}$, repeat steps 1 and 2. 4)
- 5) Repeat for I_3 , I_4^- .
- 6) Verify that the current unbalance in each case does not exceed I_{con-2P unb} minimum in Table 33-11 item 4a.

Verification of I_{con-2P unb} in step 6 confirms PSE R_{Pair max} and R_{Pair min} are in conformance to Equation (33-4f).

33B.4 Channel resistance with less than 0.1Ω

 $I_{con\ 2P\ unb}$ max is specified for total channel common mode pair resistance from 0.1Ω to 12.5Ω and worst case unbalance contribution by a PD. When the PSE is tested for channel common mode resistance less than 0.1 Ω , i.e. 0 $\Omega < R_{ch x} < 0.1 \Omega$, the PSE shall be tested with $(R_{load min} - R_{ch x})$ and $(R_{load max} - R_{ch x})$.



Annex 33C

(informative)

Autoclass

Edito	r's	Note:	Annex	:33C	needs	inf	ormat	tion	on:
-	-						-	-	

- Explanation of the measurement method
 Guideline for what PDs need to do for reliable measurement
 Explain combination of L1 and LLDP Autoclass
- Simplified margin calculation

Annex 33D

(informative)

Derivation of R_{load_max} and R_{load_min}

Editor Note: To consider the value of adding informative Annex 33E to present Rload_max and Rload_min equation derivation and values

Annex 33E

(informative)

PD Design Guidelines for MPS

Editor's Note: This Annex to be filled with PD design guidelines for MPS.

79. IEEE 802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and value (TLV) information elements

79.1 Overview

The Link Layer Discovery Protocol (LLDP) specified in IEEE Std 802.1AB-2009 is a MAC Client protocol that allows stations attached to an IEEE 802 LAN to advertise to all other stations attached to the same IEEE 802 LAN: the major capabilities provided by the system incorporating that station, the management address or addresses of the entity or entities that provide management of those capabilities, and the identification of the station's point of attachment to the IEEE 802 LAN.

The information fields in each LLDP frame are contained in a Link Layer Discovery Protocol Data Unit (LLDPDU) as a sequence of short, variable length, information elements known as TLVs that each include a type, length, and value field.

Organizationally Specific TLVs can be defined by either the professional organizations or the individual vendors that are involved with the particular functionality being implemented within a system. The basic format and procedures for defining Organizationally Specific TLVs are provided in subclause 9.6 of IEEE Std 802.1AB-2009.

79.1.1 IEEE 802.3 LLDP frame format

The IEEE 802.3 LLDP frame format is illustrated in Figure 79–1.



NOTE—The illustration shows the simplest form of an IEEE 802.3 LLDP frame; i.e., where the frame has no IEEE Std $802.1 \text{Q}^{\text{TM}}$ tag header, or IEEE Std $802.1 \text{A} \text{E}^{\text{TM}}$ security tag, or any other form of encapsulation applied to it.²

²NOTES in text, tables, and figures are given for information only and do not contain requirements needed to implement the standard.

79.1.1.1 Destination Address field

The Destination Address field of an IEEE 802.3 LLDP frame contains a MAC address specified by 7.1 of IEEE Std 802.1AB-2009 (see 79.2).

79.1.1.2 Source Address field

The Source Address field of an IEEE 802.3 LLDP frame contains the 48-bit individual address of the station sending the frame.

79.1.1.3 Length/Type field

The Length/Type field of an IEEE 802.3 LLDP frame is a 2-octet field that contains the hexadecimal value: 88-CC. This value carries the Type interpretation (see 3.2.6), and has been universally assigned for LLDP.

79.1.1.4 LLDPDU field

The LLDPDU field of an IEEE 802.3 LLDP frame contains the LLDPDU which is a sequence of short, variable length, information elements known as TLVs that each include type, length, and value fields.

79.1.1.5 Pad field

A minimum MAC frame size is required for correct operation and, if necessary, a Pad field is appended after the LLDPDU field as defined in 3.2.8.

79.1.1.6 Frame Check Sequence field

The Frame Check Sequence (FCS) field contains the Frame Check Sequence, as defined in 3.2.9.

79.2 Requirements of the IEEE 802.3 Organizationally Specific TLV set

All IEEE 802.3 Organizationally Specific TLVs shall conform to the LLDPDU bit and octet ordering conventions of 8.1 of IEEE Std 802.1AB-2009.

79.3 IEEE 802.3 Organizationally Specific TLVs

The currently defined IEEE 802.3 Organizationally Specific TLVs are listed in Table 79–1. Any additions or changes to these TLVs will be included in this clause.

Change Table 79-1 as follows:

IEEE 802.3 subtype	TLV name	Subclause reference
1	MAC/PHY Configuration/Status	79.3.1
2	Power Via Medium Dependent Interface (MDI)	79.3.2
3	Link Aggregation (deprecated)	79.3.3
4	Maximum Frame Size	79.3.4
5	Energy-Efficient Ethernet	79.3.5
6	EEE fast wake	79.3.6
TBD	Power Via MDI Measurements	<u>79.3.7</u>
<u>TBD</u> 7 –255	Reserved	_

Table 79–1—IEEE 802.3 Organizationally Specific TLVs

I

79.3.1 MAC/PHY Configuration/Status TLV

The MAC/PHY Configuration/Status TLV is an optional TLV that identifies the following:

- a) The duplex and bit-rate capability of the sending IEEE 802.3 LAN node that is connected to the physical medium.
- b) The current duplex and bit-rate settings of the sending IEEE 802.3 LAN node.
- c) Whether the current duplex and bit-rate settings are the result of auto-negotiation during link initiation or of manual set override action.

Figure 79–2 shows the format of this TLV.

TLV type = 127	TLV information string length = 9	802.3 OUI 00-12-0F	802.3 subtype = 1	auto-negotiation support/status	PMD auto-negotiation advertised capability	operational MAU type
7 bits	9 bits	3 octets	1 octet	1 octet	2 octets	2 octets
TLV header		◄		TLV informatio	n string —	



79.3.1.1 Auto-negotiation support/status

The auto-negotiation support/status field shall contain a bitmap that identifies the auto-negotiation support and current status of the local IEEE 802.3 LAN station as defined in Table 79–2. If the auto-negotiation support bit (bit 0) is one and the auto-negotiation status bit (bit 1) is zero, the IEEE 802.3 physical media dependent sublayer (PMD) operating mode is determined by the operational Medium Attachment Unit (MAU) type field value rather than by auto-negotiation.

79.3.1.2 PMD auto-negotiation advertised capability field

The 'PMD auto-negotiation capability' field shall contain a 2-octet value that provides a bitmap of the ifMauAutoNegCapAdvertisedBits object, defined in IETF RFC 4836, of the sending device. Bit zero is the high order (left-most) bit in an octet string.

Bit	Function	Value/meaning	IETF RFC 4836 reference
0	Auto-negotiation support	1 = supported 0 = not supported	ifMauAutoNegSupported
1	Auto-negotiation status	1 = enabled 0 = not enabled	ifMauAutoNegAdminStatus
2–7	_	Reserved for future standardization	_

Table 79–2—IEEE 802.3 auto-negotiation support/status

79.3.1.3 Operational MAU type

The operational MAU type field contains an integer value indicating the MAU type of the sending device. This value shall be derived from the list position of the corresponding dot3MauType as listed in IETF RFC 4836 (or subsequent revisions) and is equal to the last number in the respective dot3MauType Object Identifier (OID). For example, if the ifMauType object is dot3MauType1000BaseTHD which corresponds to {dot3MauType 29}, the numerical value of this field is 29. For MAU types not listed in IETF RFC 4836 (or subsequent revisions), the value of this field shall be set to zero.

79.3.1.4 MAC/PHY Configuration/Status TLV usage rules

An LLDPDU should contain no more than one MAC/PHY Configuration/Status TLV.

79.3.2 Power Via MDI TLV

Clause 33 defines two option power entities: a Powered Device (PD) and Power Sourcing Equipment (PSE). These entities allow devices to draw/supply power over the sample generic cabling as used for data transmission. The Power Via MDI TLV allows network management to advertise and discover the MDI power support capabilities of the sending IEEE 802.3 LAN station. This TLV is also required to perform Data Link Layer classification as defined in 33.6. Figure 79–3 shows the format of this TLV.

TLV type=127	TLV informatio string length=20	n IEEE802.3 OUI 00-12-0F	EEE802.3 subtype=2	MD powe suppo	I er ort	PS pov pa	SE ver ir	Power class	Type/ source/ priority	
7 bits	9 bits	3 octets	1 octet	1 oct	et	1 00	ctet	1 octet	1 octet	
TI	LV header	H	1	TLV info	rmati	on sti	ring		₽	
	[PD requested power value	PSE allocated power value	PSE power status	Sys set	tem tup	m avail	PSE aximum able power	Autoclass	Power down
		2 octets	2 octets	1 octet	1 0	ctet	2	2 octets	1 octet	1 octet
 TLV information string (continued) 										
			Г	•		Тур	e 3 ar	nd Type 4 ex	tension	
Figure 79–3—Power Via MDI TLV format										

Replace Figure 79-3 with the following:

The TLV shown in Figure 79–3 is a revision of the legacy Power via MDI TLV originally defined in IEEE Std 802.1AB-2009 Annex F.3. The legacy TLV had only the first three fields of the TLV shown in the

figure. These three fields enable discovery and advertisement of MDI power support capabilities. The newly added fields provide Data Link Layer classification capabilities. The revised TLV can be used by the PSE only when it is supplying power to a PI encompassed within an MDI and by the PD only when it is drawing power from the PI. Power entities may continue to use the legacy TLV prior to supplying/drawing power to/from the PI. If the power entity implements Data Link Layer classification, it shall use the Power via MDI TLV shown in Figure 79–3 after the PI has been powered.

79.3.2.1 MDI power support

The MDI power support field shall contain a bitmap of the MDI power capabilities and status as defined in Table 79–3.

Bit	Function	Value/meaning	IETF RFC 3621 object reference
0	Port class	1 = PSE 0 = PD	See Note 1
1	Power Sourcing Equip- ment (PSE) MDI power support	1 = supported 0 = not supported	See Note 2 and Note 3
2	PSE MDI power state	1 = enabled 0 = disabled	pethPsePortAdminEnable
3	PSE pairs control ability	1 = pair selection can be controlled 0 = pair selection can not be controlled	pethPsePortPowerPairContolAbility
4–7	Reserved for future standardization	_	_

Table 79–3—MDI power capabilities/status

NOTE 1—Port class information is implied by the support of the PSE or PD groups.

NOTE 2—MDI power support information is implied by support of IETF RFC 3621.

NOTE 3—If bit 1 is zero, bit 2 has no meaning.

79.3.2.2 PSE power pair

The PSE power pair field shall contain an integer value as defined by the pethPsePortPowerPairs object in IETF RFC 3621. Type 3 or Type 4 PSEs that are furnishing power on a single pairset shall use the value that defines that pairset (signal=Alternative A, spare=Alternative B). Either pairset may be indicated when furnishing power on both pairsets, as that condition is communicated by the PSE power status value field defined in 79.3.2.6a.

79.3.2.3 Power class

The power class field shall contain an integer value as defined by the pethPsePortPowerClassifications object in IETF RFC 3621.

79.3.2.4 Requested power type/source/priority

Change text in section 79.3.2.4 as follows:

The power type/source/priority field shall contain a bit-map of the power type, source and priority defined in Table 79–4 and is reported for the device generating the TLV.

Bit	Function	Value/meaning
7:6	power type	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
5:4	power source	Where power type = PD 5 4 1 1 = PSE and local 1 0 = Reserved 0 1 = PSE 0 0 = UnknownWhere power type = PSE 5 4 1 1 = Reserved 1 0 = Backup source 0 1 = Primary power source 0 0 = Unknown
3:2	Reserved	Transmit as zero, ignore on receive
1:0	power priority	$ \begin{array}{ccccc} \underline{1} & \underline{0} \\ 1 & 1 &= \text{low} \\ 1 & 0 &= \text{high} \\ 0 & 1 &= \text{critical} \\ 0 & 0 &= \text{unknown} (\text{default}) \end{array} $

Table 79–4—Power type/source/priority field

79.3.2.4.1 Power type

Change text in 79.3.2.4.1 as follows:

This field shall be set according to Table 79–4. <u>Type 3 or Type 4 PSEs shall set this field to the value corresponding with Type 2 PSEs.</u> Type 3 or Type 4 PDs shall set this field to the value corresponding with Type 2 PDs.

79.3.2.4.2 Power source

When the power type is PD, this field shall be set to 01 when the PD is being powered only through the PI; to 11 when the PD is being powered from both; and to 00 when this information is not available.

When the power type is PSE, this field shall be set to 01 when the PSE is sourcing its power through the PI from its primary supply; to 10 when the PSE is sourcing its power through the PI from a backup source; and to 00 when this information is not available.

79.3.2.4.3 Power priority

When the power type is PD, this field shall be set to the power priority configured for the device. If a PD is unable to determine its power priority or it has not been configured, then this field shall be set to 00.

When the power type is PSE, this field reflects the PD priority that the PSE advertises to assign to the PD.

79.3.2.5 PD requested power value

The PD requested power value field shall contain the PD's requested power value defined in Table 79-5

Change Table 79-5 as follows:

Table 79–5—PD requested power value field

Bit	Function	Value/meaning
15:0	PD requested power value	Power = $0.1 \times$ (decimal value of bits) Watts. Valid values for these bits are decimal 1 through $\frac{255999}{255999}$.

The PD requested power value is encoded according to Equation (79–1).

 $Power = \{0.1 \times X\}_{W}$ (79–1)

where

Power is the effective requested PD power value

X is the decimal value of the power value field, bits 15:0

"PD requested power value" is the maximum input average power (see 33.3.7.2) the PD wants to draw. "PD requested power value" is the power value at the input to the PD's PI.

79.3.2.6 PSE allocated power value

The PSE allocated power value field shall contain the PSE's allocated power value defined in Table 79-6

Change Table 79-6 as follows:.

Table 79–6—PSE allocated power value field

Bit	Function	Value/meaning
15:0	PSE allocated power value	Power = $0.1 \times$ (decimal value of bits) Watts. Valid values for these bits are decimal 1 through $\frac{255999}{255999}$.

The PSE allocated power value is encoded according to Equation (79–2).

$Power = \{0.1 \times X\}_{W}$	(79–2)
where	
<i>Power</i> is the effective allocated PSE power value	
X is the decimal value of the power value field, bits 15:0	
"PSE allocated power value" is the maximum input average power (see 33.3.7.2) the PSE expects the PD to draw. "PSE allocated power value" is the power at the input to the PD's PI. The PSE uses this value to compute Pas defined in 33.2.6.

Insert Sections 79.3.2.6a, 79.3.2.6b, 79.3.2.6c, 79.3.2.6d and 79.3.2.6e after Section 79.3.2.6 as follows:

79.3.2.6a PSE power status

The PSE power status value field shall contain the PSE's bit-map of the PSE power pair and PSE power class, defined in Table 79-6a, and is reported for the device generating the TLV.

Bit	Function	Value/meaning			
7	Reserved	Transmit as zero. Ignore on receive.			
6:5	PSE power pair	$\begin{array}{cccc} \underline{6} & \underline{5} \\ 1 & 1 & = \text{Both Alternatives} \\ 1 & 0 & = \text{Alternative B} \\ 0 & 1 & = \text{Alternative A} \\ 0 & 0 & = \text{Reserved/Ignore} \end{array}$			
4	Reserved	Transmit as zero. Ignore on receive.			
3:0	PSE power class	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			

Table 79–6a—PSE power status value field

79.3.2.6a.1 PSE power pair

The PSE power pair field shall contain an integer value for PSE power pairs defined by 33.2. A TLV generated by a PD shall set the field to 00.

79.3.2.6a.2 PSE power class

The power class field shall contain an integer value for PSE classes Classes defined by 33.2.6. A TLV generated by a PD shall set the field to 0000.

79.3.2.6b System setup

The System setup value field shall contain the device bit-map of the Power type, PD 4P-ID, and PD PI defined in Table 79-6b and is reported for the device generating the TLV.

Bit	Function	Value/meaning		
7:4	Power type	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
3	PD 4P-ID	1 = PD supports powering of both modes 0 = PD does not support powering of both modes		
2	PD PI	1 = Physical layer $P_{Class PD}$ is the sum of the indicated PD mode power class values. 0 = Physical layer $P_{Class PD}$ is indicated by either PD mode power class values.		
1	Reserved	Transmit as zero. Ignore on receive.		
0	Reserved	Transmit as zero. Ignore on receive.		

Table 79-6b-System setup value field

79.3.2.6b.1 Power type

This field shall be set according to Table 79-6b.

79.3.2.6b.2 PD 4P-ID

This field shall be set according to Table 79-6b when the power type is PD. This field shall be set to 0 when the power type is PSE.

79.3.2.6b.3 PD PI

This field shall be set according to Table 79-6b when the power type is PD. This field shall be set to 0 when the power type is PSE.

79.3.2.6c PSE maximum available power

The PSE maximum available power field shall contain the highest power the PSE can grant as defined in Table 79–6c. The PSE shall set the value of this field taking available power budget and hardware capabilities into account.

Table 79–6c—PSE maximum available power field

Bit	Function	Value/meaning
15:0	PSE maximum available power value	Power = $0.1 \times$ (decimal value of bits) Watts. Valid values for these bits are 1 through 999.

79.3.2.6d Autoclass

The Autoclass field shall contain the bits defined in Table 79–6d to control Autoclass. See 33.2.6.3, 33.3.5.3 and Annex 33C for details on Autoclass. Using the Autoclass field to trigger a new Autoclass measurement allows a PD to change maximum power consumption.

Table 79–6d—Autoclass

Bit	Function	Value/meaning
7:3	Reserved	Transmit as zero. Ignore on receive.
2	PSE Autoclass support	1 = PSE supports Autoclass 0 = PSE does not support Autoclass
1	Autoclass completed	1 = Autoclass measurement completed 0 = Autoclass idle
0	Autoclass request	1 = PD requests Autoclass measurement 0 = Autoclass idle

The sequence of Autoclass as triggered by LLDP is listed in Table 79–6e.

79.3.2.6e Request power down

The request power down field shall be set as defined in Table 79–6f. This field may be set to value 0xDD by a PD that no longer requires power from the PI.

79.3.2.7 Power Via MDI TLV usage rules

An LLDPDU should contain no more than one Power Via MDI TLV.

79.3.3 Link Aggregation TLV (deprecated)

The Link Aggregation TLV is an optional TLV that indicates whether the link is capable of being aggregated, whether the link is currently in an aggregation, and if in an aggregation, the port identification of the aggregation. Figure 79–4 shows the format for this TLV.

Table 79–6e—Sequence of events for Autoclass triggered via LLDP

Sequence	Function
1	PD switches to a mode where maximum power is consumed
2	PD sends LLDP frame with request_autoclass=1
3	PSE receives frame with request_autoclass=1 and performs the measurement and power budget reduction
4	PSE sends LLDP frame with completed_autoclass=1
5	PD receives LLDP frame with completed_autoclass=1 and sets request_autoclass=0
6	PSE receives LLDP frame with request_autoclass=0 and sets completed_autoclass=0

Table 79–6f—PD request power down field

Bit	Function	Value/meaning
7:0	Power down	Value = 0xDD triggers a power down. Any other value is ignored.

NOTE—As the Link Aggregation specification has now been removed from IEEE Std 802.3 and is now standardized as IEEE Std 802.1AX, new implementations of this standard are encouraged to make use of the Link Aggregation TLV that is now part of the IEEE 802.1 extension MIB specified in Annex E of IEEE Std 802.1AB-2009.

TLV type = 127	TLV information string length = 9	802.3 OUI 00-12-0F	802.3 subtype = 3	aggregation status	aggregated port ID
7 bits	9 bits	3 octets	1 octet	1 octet	4 octets
TLV header		◀	— TLV inform	mation string —	

Figure 79–4—Link Aggregation TLV format

79.3.3.1 Aggregation status

The link aggregation status field shall contain a bitmap of the link aggregation capabilities and the current aggregation status of the link as defined in Table 79–7.

79.3.3.2 Aggregated port ID

The aggregated port ID field shall contain the IEEE 802.3 aggregated port identifier, aAggPortID, derived from the ifNumber in the ifIndex for the interface (see 30.7.2.1.1).

79.3.3.3 Link Aggregation TLV usage rules

An LLDPDU should contain no more than one Link Aggregation TLV.

Bit	Function	Value/meaning
0	Aggregation capability	0 = not capable of being aggregated 1 = capable of being aggregated
1	Aggregation status	0 = not currently in aggregation 1 = currently in aggregation
2–7	reserved for future standardization	_

Table 79–7—Link aggregation capability/status

79.3.4 Maximum Frame Size TLV

The Maximum Frame Size TLV is an optional TLV that indicates the maximum frame size capability of the implemented MAC and PHY. Figure 79–5 shows the format of this TLV.

NOTE—MAC and PHY support for a given frame size doesn't necessarily mean that the upper layers support that frame size.

TLV type = 127	TLV information string length = 6	802.3 OUI 00-12-0F	802.3 subtype = 4	maximum 802.3 frame size
7 bits 9 bits		3 octets	1 octet	2 octets
TLV header —		◀	— TLV infor	mation string —

Figure 79–5—Maximum Frame Size TLV format

79.3.4.1 Maximum frame size

The maximum frame size field shall contain an integer value indicating the maximum supported frame size in octets as determined by the following:

- a) If the MAC/PHY supports only basic frames (see 3.2.7) the maximum frame size field shall be set to 1518.
- b) If the MAC/PHY supports Q-tagged frames (see 3.2.7) the maximum frame size field shall be set to 1522.
- c) If the MAC/PHY supports envelope frames (see 3.2.7) the maximum frame size field shall be set to 2000.

79.3.4.2 Maximum Frame Size TLV usage rules

An LLDPDU should contain no more than one Maximum Frame Size TLV.

79.3.5 EEE TLV

The EEE TLV is used to exchange information about the EEE Data Link Layer capabilities. Figure 79–6 shows the format of this TLV.



Figure 79–6—EEE TLV format

79.3.5.1 Transmit T_w

Transmit $T_{w_sys_tx}$ (2 octets wide) shall be defined as the time (expressed in microseconds) that the transmitting link partner will wait before it starts transmitting data after leaving the Low Power Idle (LPI) mode. This is a function of the transmit system design and may be constrained, for example, by the transmit path buffering. The default value for Transmit $T_{w_sys_tx}$ is the T_{w_phy} defined for the PHY that is in use for the link. The Transmitting link partner expects that the Receiving link partner will be able to accept data after the time delay Transmit $T_{w_sys_tx}$ (expressed in microseconds).

79.3.5.2 Receive $T_{\rm w}$

Receive $T_{w_sys_tx}$ (2 octets wide) shall be defined as the time (expressed in microseconds) that the receiving link partner is requesting the transmitting link partner to wait before starting the transmission data following the LPI. The default value for Receive $T_{w_sys_tx}$ is the T_{w_phy} defined for the PHY that is in use for the link. The Receive $T_{w_sys_tx}$ value can be larger but not smaller than the default. The extra wait time may be used by the receive link partner for power-saving mechanisms that require a longer wake-up time than the PHY-layer definitions.

79.3.5.3 Fallback T_w

A receiving link partner may inform the transmitter of an alternate desired $T_{w_sys_tx}$. Since a receiving link partner is likely to have discrete levels for savings, this provides the transmitter with additional information that it may use for a more efficient allocation. As with the Receive $T_{w_sys_tx}$, this is 2 octets wide. Systems that do not implement this option default the value to be the same as that of the Receive $T_{w_sys_tx}$.

79.3.5.4 Echo Transmit and Receive $T_{\rm w}$

The respective echo values shall be defined as the local link partner's reflection (echo) of the remote link partner's respective values. When a local link partner receives its echoed values from the remote link partner it can determine whether or not the remote link partner has received, registered, and processed its most recent values. For example, if the local link partner receives echoed parameters that do not match the values in its local MIB, then the local link partner infers that the remote link partner's request was based on stale information.

79.3.5.5 EEE TLV usage rules

An LLDPDU should contain no more than one EEE TLV.

79.3.6 EEE Fast Wake TLV

The EEE Fast Wake TLV is used to exchange information about the EEE fast wake capabilities. This TLV is only used by systems with links operating at speeds greater than 10 Gb/s. Figure 79–7 shows the format of this TLV.



Figure 79–7—EEE Fast Wake TLV format

79.3.6.1 Transmit fast wake

Transmit fast wake (1 octet wide) is a logical indication that the transmit LPI state diagram intends to use the fast wake function (corresponding to the variable LPI_FW in 82.2.19.2.2). Transmit fast wake = 1 corresponds to LPI_FW being TRUE; Transmit fast wake = 0 corresponds to LPI_FW being FALSE. The default value for Transmit fast wake is 1 (TRUE). Transmit fast wake is set to TRUE unless the PHY is capable of deep sleep operation as determined by the PHY type and the results of auto-negotiation.

79.3.6.2 Receive fast wake

Receive fast wake (1 octet wide) is a logical indication that the receive LPI state diagram is expecting its link partner to use the fast wake function (corresponding to the variable LPI_FW in 82.2.19.2.2). Receive fast

wake = 1 corresponds to LPI_FW being TRUE; Receive fast wake = 0 corresponds to LPI_FW being FALSE. The default value for Receive fast wake is 1 (TRUE). Receive fast wake is set to TRUE unless the PHY is capable of deep sleep operation as determined by the PHY type and the results of auto-negotiation.

79.3.6.3 Echo of Transmit fast wake and Receive fast wake

The respective echo values are the local link partner's reflection (echo) of the remote link partner's respective values. When a local link partner receives its echoed values from the remote link partner, it can determine whether or not the remote link partner has received, registered, and processed its most recent values. For example, if the local link partner receives echoed parameters that do not match the values in its local MIB, then the local link partner infers that the remote link partner's request was based on stale information.

79.3.6.4 EEE Fast Wake TLV usage rules

An LLDPDU should contain no more than one EEE Fast Wake TLV.

Insert new section 79.3.7 after 79.3.6.4 as follows:

79.3.7 Power via MDI Measurements TLV

Clause 33 defines two option power entities: a Powered Device (PD) and Power Sourcing Equipment (PSE). These entities allow devices to draw/supply power over the sample generic cabling as used for data transmission. The Power Via MDI Measurement TLV allows network management to read electrical measurement data from the sending IEEE 802.3 LAN station. Figure 79–7a shows the format of this TLV.

TLV type=127	TLV information string length=26	IEEE802.3 OUI 00-12-0F	IEEE802.3 subtype=TBD	PD measurements	PSE measurements	PSE Power price index
7 bits	9 bits	3 octets	1 octet	9 octets	9 octets	2 octets
T	LV header	9	TLY	V information st	ring	

Figure 79–7a—Power Via MDI Measurements TLV format for Type 3 and Type 4

79.3.7.1 PD measurements

The PD measured voltage value field may be included to carry the PD's measured voltage value at the port defined in Table 79–7a. The PD measured current value field may be included to carry the PD's measured current value at the port defined in Table 79–7a. The PD measured energy value field may be included to carry the PD's measured energy consumption value at the port defined in Table 79–7a.

Measurement values (Voltage measurement, Current measurement and Energy measurement shall be set to 0 in case the corresponding request bit is 0. If a device does not support a particular measurement, the corresponding measurement value shall be set to 0.

Insert Table 79-7a as follows:

79.3.7.2 PSE measurements

The PSE measured voltage value field may be included to carry the PSE's measured voltage value at the port defined in Table 79–7b. The PSE measured current value field may be included to carry the PSE's measured

Bit	Function	Value/meaning	
5	Voltage support	1 = PD supports voltage measurement 0 = PD does not support voltage measurement	
4	Current support	1 = PD supports current measurement 0 = PD does not support current measurement	
3	Energy support	1 = PD supports energy measurement 0 = PD does not support energy measurement	
2:91	Measurement source	Determine where the measurement is to be taken. 92 91 0 0 No request 0 1 Pairset Alternative A 1 0 Pairset Alternative B 1 1 Port total	
0	Voltage request	Request voltage measurement Where power type = PSE 1 = PSE request for voltage measurement 0 = No request for voltage measurement Where power type = PD 1 = Voltage measurement contains valid data 0 = Voltage measurement disabled	
9	Current request	Request current measurementWhere power type = PSE1 = PSE request for current measurement0 = No request for current measurementWhere power type = PD1 = Current measurement contains valid data0 = Current measurement disabled	
8	Energy request	0 = Current measurement disabled inergy request Request energy measurement Where power type = PSE 1 = PSE request for energy measurement 0 = No request for energy measurement Where power type = PD 1 = Energy measurement contains valid data 0 = Energy measurement disabled	
7:80	Voltage accuracy	Number of useful significant bits in Voltage measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 16	
9:72	Current accuracy	Number of useful significant bits in Current measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 16	
:64	Energy accuracy	Number of useful significant bits in Energy measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 32	

Table 79–7a—PD measurements

Table 79–7a—PD measurements

Bit	Function	Value/meaning
63:48	Voltage measurement	V_{Port_PD} = (decimal value of bits) mV Valid values for these bits are decimal 1 through 65000
47:32	Current measurement	I_{Port} or $I_{Port-2P} = 0.1 \times (decimal value of bits) mA$ Valid values for these bits are decimal 0 through 20000
31:0	Energy measurement	Total energy consumed at the port or pairset value = $0.1 \times (\text{decimal value of bits})$ in kJ since power on.

current value at the port defined in Table 79–7b. The PSE measured energy value field may be included to carry the PSE's measured energy consumption value at the port defined in Table 79–7b.

Measurement values (voltage, current or energy) shall be set to 0 in case the corresponding request bit is 0. If a device does not support a particular measurement, the corresponding measurement value shall be set to 0.

Insert Table 79-7b as follows:

Table / 9-/ D-PSE measurements	Table	79–7b—P	SE meas	urements
--------------------------------	-------	---------	---------	----------

Bit	Value	Meaning	
95	Voltage support	1 = PSE supports voltage measurement 0 = PSE does not support voltage measurement	
94	Current support	1 = PSE supports current measurement 0 = PSE does not support current measurement	
93	Energy support	1 = PSE supports energy measurement 0 = PSE does not support energy measurement	
92:91	Measurement source	Determine where the measurement is to be taken.929100010101101111111111	
90	Voltage request	Request voltage measurement Where power type = PD 1 = PD request for voltage measurement 0 = No request for voltage measurement Where power type = PSE 1 = Voltage measurement contains valid data 0 = Voltage measurement disabled	
89	Current request	Request current measurement Where power type = PD 1 = PD request for current measurement 0 = No request for current measurement Where power type = PSE 1 = Current measurement contains valid data 0 = Current measurement disabled	
88	Energy request	Request energy measurement Where power type = PD 1 = PD request for energy measurement 0 = No request for energy measurement Where power type = PSE 1 = Energy measurement contains valid data 0 = Energy measurement disabled	
87:80	Voltage accuracy	Number of useful significant bits in voltage measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 16.	
79:72	Current accuracy	Number of useful significant bits in current measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 16.	

Table 79–7b—PSE measurements

Bit	Value	Meaning
71:64	Energy accuracy	Number of useful significant bits in energy measurement data field (decimal value of bits). Valid values for these bits are decimal 1 through 32.
63:48	Voltage measurement	V_{PORT_PSE} = (decimal value of bits) mV. Valid values for these bits are decimal 1 through 65000.
47:32	Current measurement	I_{PORT} or $I_{PORT-2P} = 0.1 \text{ x}$ (decimal value of bits) mA. Valid values for these bits are decimal 0 through 20000.
31:0	Energy measurement	Total energy consumed at the port or pairset. Value = 0.1 x (decimal value of bits) in kJ since power on.

79.3.7.3 PSE power price index

The PSE power price index field shall contain a linear index to the current value of electricity within the PSE. This is a 16 bit unsigned integer in the range 0 through 65,535, with 1,000 as a nominal value as defined in Table 79–7c. The PSE shall set the value of this field taking the availability of power from any external and internal resources, and the relative supply and demand balance, into account. A value of zero means that no power price index is available.

Insert Table 79-7c as follows:

Table 79–7c—

Bit	Function	Value/meaning
15:0	Power price index	Power price index = decimal value of bits. Valid values for these bits are decimal 1 through65535.

79.3.7.4 Power Via MDI Measurements TLV usage rules

An LLDPDU should contain no more than one Power Via MDI Measurements TLV.

79.4 IEEE 802.3 Organizationally Specific TLV selection management

TLV selection management consists of providing the network manager with the means to select which specific IEEE 802.3 Organizationally Specific TLVs are enabled for inclusion in an LLDPDU. The following LLDP variable cross references the LLDP local systems configuration MIB tables (see Clause 11 of IEEE Std 802.1AB-2009) to indicate which specific TLVs are enabled for the particular port(s) on the system. The specific port(s) through which each TLV is enabled for transmission may be set (or reset) by the network manager:

a) **mibXdot3TLVsTxEnable:** This variable lists the single-instance use IEEE 802.3 Organizationally Specific TLVs, each with a bitmap indicating the system ports through which the referenced TLV is enabled for transmission.

79.4.1 IEEE 802.3 Organizationally Specific TLV selection variable/LLDP Configuration managed object class cross reference

Table 79–8 lists the relationship both between IEEE 802.3 TLV selection variable and the corresponding LLDP Configuration managed object class (see 30.12.1) attribute.

Table 79–8—IEEE 802.3 Organizationally Specific TLV selection variable/LLDP MIB object cross reference

IEEE 802.3 TLV selection variable	LLDP Configuration managed object class attribute
mibXdot3TLVsTxEnable	aLldpXdot3PortConfigTLVsTxEnable

79.4.2 IEEE 802.3 Organizationally Specific TLV/LLDP Local and Remote System group managed object class cross references

The cross references between the IEEE 802.3 TLVs and the LLDP Local System Group managed object class (see 30.12.2) attributes are listed in Table 79–9. The cross references between the IEEE 802.3 TLVs and the LLDP Remote System Group managed object class (see 30.12.3) attributes are listed in Table 79–10.

The cross-references between the EEE TLV, the EEE Fast Wake TLV, and the EEE local (30.12.2) and remote (30.12.3) object class attributes are listed in Table 79–9 and Table 79–10.

Change Table 79-9 and Table 79-10 as follows:

I

Table 79–9—IEEE 802.3 Organizationally Specific TLV/LLDP Local System Group managed object class cross references

TLV name	TLV variable	LLDP Local System Group managed object class attribute	
MAC/PHY Configuration/Status	Auto-negotiation support	aLldpXdot3LocPortAutoNegSupported	
	Auto-negotiation status	aLldpXdot3LocPortAutoNegEnabled	
	PMD auto-negotiation advertised capability	aLldpXdot3LocPortAutoNegAdvertisedCap	
	Operational MAU type	aLldpXdot3LocPortOperMauType	
Power via MDI	Port class	aLldpXdot3LocPowerPortClass	
	PSE MDI power support	aLldpXdot3LocPowerMDISupported	
	PSE MDI power state	aLldpXdot3LocPowerMDIEnabled	
	PSE pairs control ability	aLldpXdot3LocPowerPairControlable	
	PSE power pair	aLldpXdot3LocPowerPairs	
	Power class	aLldpXdot3LocPowerClass	
	Power type	aLldpXdot3LocPowerType	
	Power source	aLldpXdot3LocPowerSource	
	Power priority	aLldpXdot3LocPowerPriority	
	PD requested power value	aLldpXdot3LocPDRequestedPowerValue	
	PSE allocated power value	aLldpXdot3LocPSEAllocatedPowerValue	
	PSE power pair	aLldpXdot3LocPowerPairs	
	Power class	aLldpXdot3LocPowerClass	
	Power type	aLldpXdot3LocPowerType	
	PD 4P-ID	aLldpXdot3Loc4PID	
	PD PI	aLldpXdot3LocPDPI	
	PSE available power	aLldpXdot3LocPSEMaxAvailPower	
	PSE Autoclass support	aLldpXdot3LocPSEAutoclassSupport	
	Autoclass completed	aLldpXdot3LocAutoclassCompleted	
	Autoclass request	aLldpXdot3LocAutoclassRequest	
	Power down	aLldpXdot3LocPowerDownRequest	
Link Aggregation (deprecated)	aggregation status		
	aggregated port ID		
Maximum Frame Size	maximum frame size		

Copyright © 2015 IEEE. All rights reserved.

Table 79–9—IEEE 802.3 Organizationally Specific TLV/LLDP Local System Group managed object class cross references (continued)

TLV name	TLV variable	LLDP Local System Group managed object class attribute	
EEE	Transmit $T_{w_sys_tx}$	aLldpXdot3LocTxTwSys	
	Receive $T_{w_sys_tx}$	aLldpXdot3LocRxTwSys	
	Echo Transmit $T_{w_sys_tx}$	aLldpXdot3LocTxTwSysEcho	
	Echo Receive $T_{w_sys_tx}$	aLldpXdot3LocRxTwSysEcho	
	Fallback $T_{w_sys_tx}$	aLldpXdot3LocFbTwSys	
EEE Fast Wake	Transmit fast wake	aLldpXdot3LocTxFw	
	Receive fast wake	aLldpXdot3LocRxFw	
	Echo Transmit fast wake	aLldpXdot3LocTxFwEcho	
	Echo Receive fast wake	aLldpXdot3LocRxFwEcho	
Power via MDI Measurements	PD Voltage support	aLldpXdot3LocPDMeasVoltageSupport	
	PD Current support	aLldpXdot3LocPDMeasCurrentSupport	
	PD Energy support	aLldpXdot3LocPDMeasEnergySupport	
	PD Measurement source	aLldpXdot3LocPDMeasurementSource	
	PD Voltage measurement	aLldpXdot3LocPDMeasurementVoltage	
	PD Current measurement	aLldpXdot3LocPDMeasurementCurrent	
	PD Energy measurement	aLldpXdot3LocPDMeasurementEnergy	
	PSE Voltage support	aLldpXdot3LocPSEMeasVoltageSupport	
	PSE Current support	aLldpXdot3LocPSEMeasCurrentSupport	
	PSE Energy support	aLldpXdot3LocPSEMeasEnergySupport	
	PSE Measurement source	aLldpXdot3LocPSEMeasurementSource	
	PSE Voltage measurement	aLldpXdot3LocPSEMeasurementVoltage	
	PSE Voltage measurement	aLldpXdot3LocPSEMeasurementVoltage	
	PSE Current measurement	aLldpXdot3LocPSEMeasurementCurrent	
	PSE Energy measurement	aLldpXdot3LocPSEMeasurementEnergy	
	PSE Power price index	aLldpXdot3LocPSEPowerPriceIndex	

Table 79–10—IEEE 802.3 Organizationally Specific TLV/LLDP Remote System Group managed object class cross references

TLV name	TLV variable	LLDP Remote System Group managed object class attribute	
MAC/PHY Configuration/Status	Auto-negotiation support	aLldpXdot3RemPortAutoNegSupported	
	Auto-negotiation status	aLldpXdot3RemPortAutoNegEnabled	
	PMD auto-negotiation advertised capability	aLldpXdot3RemPortAutoNegAdvertisedCap	
	Operational MAU type	aLldpXdot3RemPortOperMauType	
Power via MDI	Port class	aLldpXdot3RemPowerPortClass	
	PSE MDI power support	aLldpXdot3RemPowerMDISupported	
	PSE MDI power state	aLldpXdot3RemPowerMDIEnabled	
	PSE pairs control ability	aLldpXdot3RemPowerPairControlable	
	PSE power pair	aLldpXdot3RemPowerPairs	
	Power class	aLldpXdot3RemPowerClass	
	Power type	aLldpXdot3RemPowerType	
	Power source	aLldpXdot3RemPowerSource	
	Power priority	aLldpXdot3RemPowerPriority	
	PD requested power value	aLldpXdot3RemPDRequestedPowerValue	
	PSE allocated power value	aLldpXdot3RemPSEAllocatedPowerValue	
	PSE power pair	aLldpXdot3RemPowerPairs	
	Power class	aLldpXdot3RemPowerClass	
	Power type	aLldpXdot3RemPowerType	
	PD 4P-ID	aLldpXdot3Rem4PID	
	<u>PD PI</u>	aLldpXdot3RemPDPI	
	PSE available power	aLldpXdot3RemPSEMaxAvailPower	
	PSE Autoclass support	aLldpXdot3RemPSEAutoclassSupport	
	Autoclass completed	aLldpXdot3RemAutoclassCompleted	
	Autoclass request	aLldpXdot3RemAutoclassRequest	
	Power down	aLldpXdot3RemPowerDownRequest	
Link Aggregation (deprecated)	aggregation status	aLldpXdot3RemLinkAggStatus	
	aggregated port ID	aLldpXdot3RemLinkAggPortId	
Maximum Frame Size	maximum frame size	aLldpXdot3RemMaxFrameSize	

Copyright © 2015 IEEE. All rights reserved.

Table 79–10—IEEE 802.3 Organizationally Specific TLV/LLDP Remote System Group managed object class cross references *(continued)*

TLV name	TLV variable	LLDP Remote System Group managed object class attribute		
EEE	Transmit $T_{w_sys_tx}$	aLldpXdot3RemTxTwSys		
	Receive T _{w_sys_tx}	aLldpXdot3RemRxTwSys		
	Echo Transmit $T_{w_sys_tx}$	aLldpXdot3RemTxTwSysEcho		
	Echo Receive $T_{w_sys_tx}$	aLldpXdot3RemRxTwSysEcho		
	Fallback $T_{w_{sys_{tx}}}$	aLldpXdot3RemFbTwSys		
EEE Fast Wake	Transmit fast wake	aLldpXdot3RemTxFw		
	Receive fast wake	aLldpXdot3RemRxFw		
	Echo Transmit fast wake	aLldpXdot3RemTxFwEcho		
	Echo Receive fast wake	aLldpXdot3RemRxFwEcho		
Power via MDI Measurements	PD Voltage support	aLldpXdot3RemPDMeasVoltageSupport		
	PD Current support aLldpXdot3RemPDMeasCurrentS			
	PD Energy support	aLldpXdot3RemPDMeasEnergySupport		
	PD Measurement source	aLldpXdot3RemPDMeasurementSource		
	PD Voltage measurement	aLldpXdot3RemPDMeasurementVoltage		
	PD Current measurement	aLldpXdot3RemPDMeasurementCurrent		
	PD Energy measurement	aLldpXdot3RemPDMeasurementEnergy		
	PSE Voltage support	aLldpXdot3RemPSEMeasVoltageSupport		
	PSE Current support	aLldpXdot3RemPSEMeasCurrentSupport		
	PSE Energy support	aLldpXdot3RemPSEMeasEnergySupport		
	PSE Measurement source	aLldpXdot3RemPSEMeasurementSource		
	PSE Voltage measurement	aLldpXdot3RemPSEMeasurementVoltage		
	PSE Voltage measurement	aLldpXdot3RemPSEMeasurementVoltage		
	PSE Current measurement	aLldpXdot3RemPSEMeasurementCurrent		
	PSE Energy measurement	aLldpXdot3RemPSEMeasurementEnergy		

79.5 Protocol implementation conformance statement (PICS) proforma for IEEE 802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and value (TLV) information elements³

79.5.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 79, IEEE 802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and value (TLV) information elements, shall complete the following protocol implementation conformance statement (PICS) proforma. A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

79.5.2 Identification

79.5.2.1 Implementation identification

Change text in section 79.5.2.1 as follows:

Supplier ¹			
Contact point for einquiries about the PICS ¹			
Implementation Name(s) and Version(s) ^{1,3}			
Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) ²			
NOTES			
1—Required for all implementations.			
2-May be completed as appropriate in meeting the requirements for the identification.			
2. The terms Name and Version should be intermented appropriately to correspond with a supplice's terminology			

3—The terms Name and Version should be interpreted appropriately to correspond with a supplier's terminology (e.g., Type, Series, Model).

79.5.2.2 Protocol summary

Identification of protocol standard	IEEE Std 802.3-201x, Clause 79, IEEE 802.3 Organiza- tionally Specific Link Layer Discovery Protocol (LLDP) type, length, and value (TLV) information elements		
Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS			
Have any Exception items been required? No [] Yes [] (See Clause 21; the answer Yes means that the implementation does not conform to IEEE Std 802.3-201x.)			
Date of Statement			

³Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

79.5.3 Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
*MP	MAC/PHY Configura- tion/Status TLV	79.3.1		0	Yes [] No []
*PV	Power Via MDI TLV	79.3.2		0	Yes [] No []
*LA	Link Aggregation TLV	79.3.3	TLV deprecated	0	Yes [] No []
*FS	Maximum Frame Size TLV	79.3.4		0	Yes [] No []
*EE	EEE TLV	79.3.5		0	Yes [] No []
*EEFW	EEE Fast Wake TLV	79.3.6		0	Yes [] No []

79.5.4 IEEE 802.3 Organizationally Specific TLV

Item	Feature	Subclause	Value/Comment	Status	Support
TLV1	Group MAC addresses	79.2	<i>Nearest device</i> group MAC addresses listed in Table 7-1 of IEEE Std 802.1AB-2009	М	Yes []
TLV2	LLDPDU bit and octet ordering	79.2	Defined in subclause 8.1 of IEEE Std 802.1AB-2009	М	Yes []

Item	Feature	Subclause	Value/Comment	Status	Support
MPT1	auto-negotiation support/status field	79.3.1.1	Identifies support and current status as defined in Table 79–2	MP:M	Yes [] N/A []
MPT2	PMD auto-negotiation capability field	79.3.1.2	Bitmap of the ifMauAutoNeg- CapAdvertisedBits object defined in IETF RFC 4836	MP:M	Yes [] N/A []
MPT3	operational MAU type field	79.3.1.3	Derived from the list position of the corresponding dot3Mau- Type as listed in IETF RFC 4836 (or subsequent revisions)	MP:M	Yes [] N/A []
MPT4	operational MAU type field	79.3.1.3	Set to zero for MAU types not listed in IETF RFC 4836 (or subsequent revisions)	MP:M	Yes [] N/A []
MPT5	Usage rules	79.3.1.4	LLDPDU contains no more than one MAC/PHY Configuration/Status TLV	MP:O	Yes [] No [] N/A []

79.5.6 EEE TLV

Item	Feature	Subclause	Value/Comment	Status	Support
EET1	Transmit $T_{\rm w}$ field	79.3.5.1	2 octets representing time (expressed in microseconds) that the transmitting link part- ner will wait before it starts transmitting data after leaving the LPI mode	EE:M	Yes [] N/A []
EET2	Receive $T_{\rm w}$ field	79.3.5.2	2 octets representing time (expressed in microseconds) that the receiving link partner is requesting the transmitting link partner to wait before it starts transmitting data following the LPI	EE:M	Yes [] N/A []
EET3	Fallback field	79.3.5.3	2 octets representing time (expressed in microseconds)	EE:O	Yes [] N/A []
EET4	Echo Transmit and Receive $T_{\rm w}$ fields	79.3.5.4	2 octets representing time (expressed in microseconds)	EE:M	Yes [] N/A []
EET5	Usage rules	79.3.5.5	LLDPDU contains no more than one EEE TLV	EE:O	Yes [] No [] N/A []

79.5.7 EEE Fast Wake TLV

Item	Feature	Subclause	Value/Comment	Status	Support
EFW1	Transmit fast wake field	79.3.6.1	1 octet representing fast wake option for transmit LPI function	EEFW: M	Yes [] N/A []
EFW2	Receive fast wake field	79.3.6.2	1 octet representing fast wake option for receive LPI function	EEFW: M	Yes [] N/A []
EFW3	Echo Transmit and Receive fast wake fields	79.3.6.3	2 octets representing received fast wake options	EEFW: M	Yes [] N/A []

79.5.8 Power Via MDI TLV

Item	Feature	Subclause	Value/Comment	Status	Support
PVT1	MDI power support field	79.3.2.1	Bit map of the MDI power capabilities and status as defined in Table 79–3	PV:M	Yes [] N/A []
PVT2	PSE power pair field	79.3.2.2	Integer value as defined by the pethPsePortPowerPairs object in IETF RFC 3621	PV:M	Yes [] N/A []
PVT3	power class field	79.3.2.3	Integer value as defined by the pethPsePortPowerClassifica- tions object in IETF RFC 3621	PV:M	Yes [] N/A []
PVT4	Power type/source/priority field	79.3.2.4	Contains a bit-map of the power type, source, and prior- ity defined in Table 79–4	PV:M	Yes [] N/A []
PVT5	Power type field	79.3.2.4.1	Set according to Table 79–4	PV:M	Yes [] N/A []
PVT6	Power source field when power type is PD	79.3.2.4.2	Set to '01' when powered only through the PI; set to '11' when powered from both; set to '00' when information is not available	PV:M	Yes [] N/A []
PVT7	Power source field when power type is PSE	79.3.2.4.2	When sourcing power through the PI, set to '01' when using primary supply; set to '10' when using backup source; set to '00' when information is not available	PV:M	Yes [] N/A []
PVT8	Power priority field when power type is PD	79.3.2.4.3	Set to the power priority con- figured for the device; set to '00' if power priority is undetermined	PV:M	Yes [] N/A []
PVT9	PD requested power value field	79.3.2.5	Contains the PD's requested power value defined in Table 79–5	PV:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
PVT10	PSE allocated power value field	79.3.2.6	Contains the PSE's allocated power value defined in Table 79–6	PV:M	Yes [] N/A []
PVT11	Usage rules	79.3.2.7	LLDPDU contains no more than one Power Via MDI TLV	PV:O	Yes [] No [] N/A []

79.5.9 Link Aggregation TLV

Item	Feature	Subclause	Value/Comment	Status	Support
LAT1	link aggregation status field	79.3.3.1	Bitmap of the link aggregation capabilities and the current aggregation status as defined in Table 79–7	LA:M	Yes [] N/A []
LAT2	aggregated port ID	79.3.3.2	IEEE 802.3 aggregated port identifier, aAggPortID	LA:M	Yes [] N/A []
LAT3	Usage rules	79.3.3.3	LLDPDU contains no more than one Link Aggregation TLV	LA:O	Yes [] No [] N/A []

79.5.10 Maximum Frame Size TLV

Item	Feature	Subclause	Value/Comment	Status	Support
FST1	maximum frame size field	79.3.4.1	Integer value indicating the maximum supported frame size	FS:M	Yes [] N/A []
FST2	maximum frame size field	79.3.4.1	1518 for basic frames	FS:O/1	Yes [] No [] N/A []
FST3	maximum frame size field	79.3.4.1	1522 for Q-tagged frames	FS:O/1	Yes [] No [] N/A []
FST4	maximum frame size field	79.3.4.1	2000 for envelope frames	FS:O/1	Yes [] No [] N/A []
FST5	Usage rules	79.3.4.2	LLDPDU contains no more than one Maximum Frame Size TLV	FS:O	Yes [] No [] N/A []