(Translated by
https://www.hiragana.jp/
)
A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC | IEEE Conference Publication | IEEE Xplore