## Implementation Agreement 400ZR

## OIF-400ZR-01.0

March 10, 2020

Implementation Agreement created and approved OIF
www.oiforum.com

The OIF is an international non-profit organization with over 100 member companies, including the world's leading carriers and vendors. Being an industry group uniting representatives of the data and optical worlds, OIF's purpose is to accelerate the deployment of interoperable, cost-effective and robust optical internetworks and their associated technologies. Optical internetworks are data networks composed of routers and data switches interconnected by optical networking elements.

With the goal of promoting worldwide compatibility of optical internetworking products, the OIF actively supports and extends the work of national and international standards bodies. Working relationships or formal liaisons have been established with CFP-MSA, COBO, EA, ETSI NFV, IEEE 802.3, IETF, INCITS T11, ITU SG-15, MEF, ONF.

For additional information contact:
OIF
5177 Brandin Ct, Fremont, CA 94538
510-492-4040 Ф info@oiforum.com
www.oiforum.com

## TITLE: Implementation Agreement 400ZR

## SOURCE: TECHNICAL EDITOR

## WORKING GROUP CHAIR OPTICAL CHAIR

## Mike A. Sluyski

Acacia Communications Inc.
3 Mill and Main
Maynard, MA 01754, USA
Phone: +1.978.938-4896 x2773
Email: msluyski@acacia-inc.com

David R. Stauffer, Ph D.
Kandou Bus, SA
QI-I
1015 Lausanne, Switzerland
Phone: +1.802.316.0808
Email: david@kandou.com

## WORKING GROUP CHAIR

OPTICAL VICE CHAIR
Karl Gass
Phone: +1.505.301.1511
Email: iamthedonutking@mac.com

ABSTRACT: Implementation Agreement created and approved by the Optical Internetworking Forum for a 400ZR Coherent Optical interface. The project start was approved at the Q3 Technical Meeting, October 2016 (San Jose CA, USA). OIF2016.400.04 is the original project start document for this project

Notice: This Technical Document has been created by the Optical Internetworking Forum (OIF). This document is offered to the OIF Membership solely as a basis for agreement and is not a binding proposal on the companies listed as resources above. The OIF reserves the rights to at any time to add, amend, or withdraw statements contained herein. Nothing in this document is in any way binding on the OIF or any of its members.

The user's attention is called to the possibility that implementation of the OIF implementation agreement contained herein may require the use of inventions covered by the patent rights held by third parties. By publication of this OIF implementation agreement, the OIF makes no representation or warranty whatsoever, whether expressed or implied, that implementation of the specification will not infringe any third party rights, nor does the OIF make any representation or warranty whatsoever, whether expressed or implied, with respect to any claim that has been or may be asserted by any third party, the validity of any patent rights related to any such claim, or the extent to which a license to use any such rights may or may not be available or the terms hereof.

## Copyright © 2020 Optical Internetworking Forum

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction other than the following, (1) the above copyright notice and this paragraph must be included on all such copies and derivative works, and (2) this document itself may not be modified in any way, such as by removing the copyright notice or references to the OIF, except as needed for the purpose of developing OIF Implementation Agreements.

By downloading, copying, or using this document in any manner, the user consents to the terms and conditions of this notice. Unless the terms and conditions of this notice are breached by the user, the limited permissions granted above are perpetual and will not be revoked by the OIF or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis and THE OIF DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY WARRANTY THAT THE USE OF THE INFORMATION HEREIN WILL NOT INFRINGE ANY RIGHTS OR ANY IMPLIED WARRANTIES OF MERCHANTABILITY, TITLE OR FITNESS FOR A PARTICULAR PURPOSE.

## 1 Table of Contents

1 TABLE OF CONTENTS ..... 5
2 LIST OF FIGURES ..... 9
3 LIST OF TABLES. ..... 11
4 DOCUMENT REVISION HISTORY ..... 13
5 INTRODUCTION ..... 14
6 400ZR INTERFACES ..... 15
6.1 400ZR Clocking Modes ..... 15
6.2 Media Interface - Black Link. ..... 15
7 400ZR USE CASES ..... 16
7.120 km or less, amplified, point-to-point, DWDM noise limited link ..... 16
7.2 Unamplified, single wavelength, loss limited link ..... 17
8 HOST TO 400ZR DATA PATH ..... 18
8.1 400G Host Side Interface ..... 19
8.2 PMA ..... 19
8.3 PCS (partial processes) ..... 19
8.3.1 PCS Rx direction (400ZR Tx datapath) ..... 19
8.3.2 PCS Tx direction (400ZR Rx datapath) ..... 20
8.4 400ZR frame structure ..... 20
8.4.1 400ZR Multi-Frame ..... 21
8.5 AM/PAD/OH insertion ..... 22
8.5.1 400ZR AM/PAD/OH Transmission order ..... 23
8.6 400ZR Alignment Markers (AM) ..... 24
8.7 400ZR PAD. ..... 25
8.8 400ZR OH ..... 26
8.8.1 Multi-Frame Alignment Signal (MFAS) ..... 26
8.8.2 Link error and Link degrade detection and marking ..... 26
8.8.3 Link status monitoring and signaling (STAT) ..... 27
8.8.4 Link Degrade Indication (LDI) ..... 28
8.8.5 Link Degrade Warning and Alarming. ..... 28
8.9 GMP mapping processes. ..... 30
8.9.1 Stuffing Locations ..... 34
8.9.2 GMP overhead Encoding ..... 36
8.9.3 GMP OH - CRC8 calculation ..... 36
8.9.4 The JC6 OH CRC4 Calculation ..... 36
9 400ZR FRAME TO SC ADAPTATION ..... 37
9.1 Mapping 400ZR Frame Payload to Staircase FEC Blocks ..... 38
9.2 400ZR CRC+MBAS Bit Insertion Block ..... 38
9.2.1 400ZR Multi Block Alignment Signal (MBAS) ..... 39
10 400ZR FORWARD ERROR CORRECTION (FEC) ..... 42
10.1 SC-FEC ..... 42
10.2 Sync Pad Insertion ..... 42
10.3 Frame Synchronous Scrambling ..... 44
10.4 Convolutional Interleave ..... 44
10.5 Inner Hamming Code ..... 46
11 DP-16QAM SYMBOL MAPPING AND POLARIZATION DISTRIBUTION ..... 48
11.1 Interleaving DP-16QAM Symbols ..... 48
12 DSP FRAMING ..... 50
12.1 First DSP sub-Frame ..... 50
12.1.1 FAW Sequence ..... 51
12.2 Subsequent DSP sub-frames. ..... 51
12.2.1 Training Sequence ..... 52
12.3 Pilot Sequence ..... 52
12.4 Channel Mappings ..... 54
12.5 Frame Expansion Rate. ..... 55
13 OPTICAL SPECIFICATIONS ..... 57
13.1 400ZR, DWDM amplified - Application Code (0x01): ..... 57
13.1.1 Optical channel specifications - Black Link ..... 57
13.1.2 Transmitter Optical Specifications ..... 59
13.1.3 Receiver Optical Specifications ..... 66
13.1.4 Module Requirements Tx - (Informative) ..... 68
13.1.5 Module Requirements Rx - (Informative) ..... 69
13.2 400ZR, Single wavelength, Unamplified - Application Code (0x02): ..... 70
13.2.1 Optical channel specifications ..... 70
13.2.2 Transmitter Optical Specifications ..... 71
13.2.3 Receiver Optical Specifications ..... 77
13.2.4 Module Requirements Tx - (Informative) ..... 78
13.2.5 Module Requirements Rx - (Informative) ..... 79
13.3 Optical Parameter Definitions ..... 80
13.3.1 The Receiver Optical Signal-to-noise Ratio Tolerance ..... 80
13.3.2 Spectral excursion ..... 80
13.3.3 Out-of-Band OSNR (OOB OSNR) ..... 80
13.3.4 Ripple ..... 80
13.3.5 Optical return loss at $\mathrm{S}_{\mathrm{s}}$ ..... 80
13.3.6 Discrete reflectance between $\mathrm{S}_{\mathrm{s}}$ and $\mathrm{R}_{\mathrm{s}}$ ..... 81
13.3.7 Differential Group Delay (DGD) ..... 81
13.3.8 Polarization Dependent Loss (PDL) ..... 81
13.3.9 Polarization rotation speed ..... 81
13.3.10 Inter-channel crosstalk. ..... 81
13.3.11 Interferometric crosstalk ..... 81
14 INTEROPERABILITY TEST METHODOLOGY, DEFINITIONS ..... 82
14.1 400ZR Test Features ..... 82
14.2 Loopback features, Test Generators and Checkers ..... 82
14.2.1 Loopbacks ..... 84
14.2.2 Test Generators/Checkers ..... 85
14.3 Interoperability Test Vectors ..... 85
14.3.1 EVM PRBS ..... 85
14.3.2 TV PRBS ..... 86
14.3.3 GMP PCS test vectors. ..... 86
14.3.1 PCS test vectors. ..... 87
14.3.1 Media loop testing ..... 88
15 OPERATING FREQUENCY CHANNEL DEFINITIONS. ..... 89
15.1 Normative $48 \times 100$ GHz DWDM Application Channels ..... 89
15.2 Optional $64 \times 75$ GHz DWDM Application Channels ..... 89
15.3 Optional Flexible DWDM Grid ..... 90
15.3.1 Example 100GHz Flexible Grid Offset ..... 91
15.3.2 Example 75GHz Flexible Grid Offset ..... 91
15.3.3 Flexible Grid Provisioning ..... 91
16 SUMMARY ..... 92
17 REFERENCES ..... 93
17.1 Normative references ..... 93
17.2 Informative references ..... 93
18 APPENDIX A: GLOSSARY ..... 94
19 APPENDIX B: FUTURE WORK ITEMS ..... 95
20 APPENDIX C: ERROR VECTOR MAGNITUDE ..... 96
20.1 Maximum error vector magnitude ..... 96
20.2 Maximum I-Q DC offset ..... 96
20.3 Reference receiver for EVM and I-Q DC offset ..... 96
20.3.1 Hardware characteristics: ..... 96
20.3.2 Processing steps: ..... 96
20.4 EVM evaluation ..... 97
20.5 Reference Algorithms for EVM Test of 400ZR transmitters. ..... 98
21 APPENDIX D: LIST OF COMPANIES BELONGING TO OIF WHEN DOCUMENT IS APPROVED ..... 99

## 2 List of Figures

Figure 1: 400ZR reference diagram ..... 14
Figure 2: Transceiver line card with 400ZR amplified point-to-point interface ..... 16
Figure 3: Router switch line card with 400ZR DWDM Interfaces ..... 16
Figure 4: Transceiver line card with 400ZR DWDM interfaces ..... 16
Figure 5: Router/Switch line card with 400ZR unamplified point-to-point Interface ..... 17
Figure 6: Data path detail ..... 18
Figure 7: 400ZR frame structure without parity bits ..... 20
Figure 8: 400ZR multi-frame structure with parity bits ..... 21
Figure 9: 400ZR Frame overhead ..... 22
Figure 10: 400ZR overhead ..... 23
Figure 11: Alignment Marker transmission order - 10b interleaved ..... 24
Figure 12: Alignment Marker format ..... 24
Figure 13: PAD transmission order - 10b interleaved ..... 25
Figure 14: Over Head transmission order - 10b interleaved. ..... 26
Figure 15: STAT Over Head byte definitions ..... 27
Figure 16: Local/Remote Degrade interworking between Switch/Router and 400ZR transceiver ..... 27
Figure 17: Error marking ..... 30
Figure 18: GMP mapping/de-mapping process ..... 31
Figure 19: GMP mapping over four 400ZR frames with $\mathrm{C}_{\mathrm{m}}=10216$ ..... 35
Figure 20: 400ZR frame to SC-FEC relationship ..... 37
Figure 21: CRC32 + MBAS ..... 39
Figure 22: Multi-block alignment signal overhead ..... 39
Figure 23: CRC32 + MBAS transmission order ..... 40
Figure 24: 400ZR frame adaptation SC FEC block ..... 41
Figure 25: 400ZR HD-FEC processes ..... 42
Figure 26: Pad insertion/removal ..... 42
Figure 27: $6 \times 119$ Pad Insertion ..... 43
Figure 28: Frame synchronous scrambler. ..... 44
Figure 29: Convolution interleave ..... 44
Figure 30: Convolution interleave. ..... 45
Figure 31: Hamming FEC frame format ..... 46
www.oiforum.com ..... 9
Figure 32: Hamming code ..... 46
Figure 33: Hamming code 8-way interleave ..... 49
Figure 34: First DSP sub-frame of super-frame ..... 50
Figure 35: DSP sub-frames 2-49 of the DSP super-frame ..... 51
Figure 36: QPSK mapped Pilot Sequence ..... 52
Figure 37: Pilot seed and sequence ..... 53
Figure 38: 400ZR expansion rates ..... 55
Figure 39: 400ZR test features ..... 83
Figure 40: Test vector PRBS31 generator ..... 86
Figure 41: Test vector detail ..... 88
Figure 42: Flexible grid provisioning example ..... 90

## 3 List of Tables

Table 1: 400ZR IA document revision history ..... 13
Table 2: 400ZR host interface ..... 15
Table 3: 400ZR Alignment Marker encodings ..... 25
Table 4: Replacement signal ..... 26
Table 5: Host interface and its GMP parameter values ..... 31
Table 6: GMP parameter values ..... 33
Table 7: GMP stuff locations of 400ZR ..... 34
Table 8: In-phase (I) and quadrature phase ( Q ) symbol amplitude. ..... 48
Table 9: FAW sequence. ..... 51
Table 10: Training symbol sequence ..... 52
Table 11: Pilot polynomial and seed ..... 53
Table 12: Pilot Sequence ..... 54
Table 13: Channel mappings ..... 55
Table 14: 400ZR expansion rate table ..... 56
Table 15: 400ZR application codes ..... 57
Table 16: Optical channel specifications ..... 58
Table 17: Tx optical specifications ..... 65
Table 18: Rx optical specifications ..... 67
Table 19: 400ZR module - Tx specifications ..... 68
Table 20: 400ZR module - Rx specifications ..... 69
Table 21: Optical channel specifications ..... 70
Table 22: Tx Optical specifications ..... 76
Table 23: Rx Optical specifications ..... 77
Table 24: 400ZR module - Tx specifications ..... 78
Table 25: 400ZR module - Rx specifications ..... 79
Table 26: Loopbacks ..... 84
Table 27: Test generator/checker descriptions ..... 85
Table 28: Test vector PRBS files ..... 86
Table 29: GMP PCS test vector files. ..... 87
Table 30: 100GHz channel spacing ..... 89
Table 31: 75GHz channel spacing ..... 89
www.oiforum.com ..... 11
Table 32: Example 100GHz flexible grid ..... 91
Table 33: Example 75GHz flexible grid. ..... 91
Table 34: Acronyms. ..... 94
Table 35: EVM algorithms ..... 98

## 4 Document Revision History

Table 1 provides the 400ZR Implementation Agreement revision history.

| Document | Date | Revisions/Comments |
| :--- | :--- | :--- |
| OIF-400ZR-01.0 | March 10, 2020 | Initial release |

Table 1: 400ZR IA document revision history

## 5 Introduction

This Implementation Agreement (IA) specifies a Digital Coherent 400ZR interface for two applications:

- 120 km or less, amplified, point-to-point, DWDM noise limited links.
- Unamplified, single wavelength, loss limited links.

The IA aims to enable interoperable, cost-effective, $400 \mathrm{~Gb} / \mathrm{s}$ implementations based on single-carrier coherent DP-16QAM modulation, low power DSP supporting absolute (Non-Differential) phase encoding/decoding, and a Concatenated FEC (C-FEC) with a post-FEC error floor <1.0E-15. 400ZR operates as a 400GBASE-R PHY.
Figure 1 shows the scope of this IA.


Figure 1: 400ZR reference diagram
No restriction on the physical form factor is implied by this IA (QSFP-DD, OSFP, COBO, CFP2, CFP8), but the specifications target a pluggable DCO architecture with port densities equivalent to grey client optics. 400ZR builds upon the work of other standards bodies including IEEE $802.3^{\text {TM }}-2018$ and ITU-T SG-15.

## 6 400ZR interfaces

The 400ZR IA supports the following host interface functions.

| Host protocol support | Sublayer | Capabilities |
| :--- | :--- | :--- |
| IEEE Std 802.3 <br> 400GBASE-R | PCS | FEC coding RS(544,514), lane distribution, AM lock <br> and deskew, per clause 119.1, Extender sublayer. |
|  | PMA | Mux'ing, clock and data recovery, clock generation, <br> modulation. |
|  | AUI | Optionally physically instantiated as 400GAUI-8 C2M; <br> 8 x CEI-56G-VSR PAM-4. |

Table 2: 400ZR host interface
This IA does NOT define support of other host interfaces, nor the aggregation of multiple host interfaces. This IA, however, should not limit the ability to extend the host interfaces in the future.

### 6.1 400ZR Clocking Modes

The 400ZR data path is mapped asynchronously using a local clock reference. Simplified GMP mapping per ITU-T G.709.1 Annex $D$ is used to rate-adapt the payload to the local reference, supporting data and timing transparency. The local clock tolerance is $+/-20 \mathrm{ppm}$.
For timing transparent applications digital phase-interpolation is used to recover the timing information from the GMP mapped $\mathrm{C}_{\mathrm{m}}$ bytes.

### 6.2 Media Interface - Black Link

400ZR provides timing and codeword transparent transmission of a 400GBASE-R interface. 400ZR uses a "black link" approach, to define the optical interface parameters for a (single-channel) optical tributary as shown in Figure 1.
The black link may contain neighboring channels and optical amplifiers in the optical path. Black link specifications are provided in Sections 13.1.1 and 13.2.1. The black link methodology enables longitudinal mode compatibility at the single-channel points ( $S_{s}, R_{s}$ ), however, it does not enable longitudinal mode compatibility at multichannel points.

## 7 400ZR use cases

400ZR is intended for the use cases summarized here. The different 400ZR use cases can be addressed with different 400ZR DCO module implementations.

## $7.1 \quad 120$ km or less, amplified, point-to-point, DWDM noise limited link

There are 3 use cases of amplified point-to-point links (no OADM) identified for 400ZR in Figure 2 through Figure 4. For amplified links the reach is dependent on the OSNR at the receiver (noise limited). The 400ZR targeted reach for these applications is 80 km or more. These use cases are covered by Application Code 0x01 in this IA.


Figure 2: Transceiver line card with 400ZR amplified point-to-point interface


Figure 3: Router switch line card with 400ZR DWDM Interfaces


Figure 4: Transceiver line card with 400ZR DWDM interfaces

### 7.2 Unamplified, single wavelength, loss limited link

For an unamplified link as shown in Figure 5, the reach is dependent on the transmit output power, input receive sensitivity, and the channel's loss characteristics. This use case is covered by Application Code $0 \times 02$ in this IA.


Figure 5: Router/Switch line card with 400ZR unamplified point-to-point Interface

## 8 Host to 400ZR data path

Figure 6 shows the functional blocks in the Tx and Rx data path.


Figure 6: Data path detail

### 8.1 400G Host Side Interface

The 400GbE data enters the transceiver using the 400GBASE-R PMA sublayer, where the electrical interface, for example, may be 400GAUI-8 C2M. The characteristic information of the adapted and mapped 400 GBASE-R host interface signal consists of a scrambled sequence of $256 \mathrm{~b} / 257 \mathrm{~b}$ encoded blocks with a nominal bit-rate of $425000000 \mathrm{kbit} / \mathrm{s}, \pm 100 \mathrm{ppm}$.

NOTE - $425000000 \mathrm{kbit} / \mathrm{s}$ is the nominal bit-rate of the aggregate 400GBASE-R PCS signal consisting of 16 PCS lanes with $256 \mathrm{~b} / 257 \mathrm{~b}$ encoding and FEC at the PMA service interface.

### 8.2 PMA

The PMA provides a medium-independent means for the PCS to support the use of a range of physical media. The 400GBASE-R PMA performs the mapping of transmit and receive data streams between the PCS and PMA via the PMA service interface, and the mapping and multiplexing of transmit and receive data streams between the PMA and PMD via the PMD service interface. In addition, the PMA performs retiming of the received data stream when appropriate. The 400GBASE-R PMA service interface is defined in IEEE Std $802.3^{\text {rM }}$-2018 Clause 120.3 as an instance of the inter-sublayer service interface definition in clause 116.3.

### 8.3 PCS (partial processes)

The 400ZR application implements only a portion of the full PCS processes defined in IEEE Std $802.3^{\text {TM }}$ 2018 clause 119.

### 8.3.1 PCS Rx direction (400ZR Tx datapath)

The 400GBASE-R PCS Rx direction (400ZR Tx data path) is defined for 400ZR to include the following services:

- Alignment lock and lane de-skew (reference IEEE Std 802.3™ 2018 119.2.5.1).
- Lane reorder and de-interleave (reference IEEE Std 802.3 ${ }^{\text {TM }}$-2018 119.2.5.2).
- Reed-Solomon FEC decoding the 257-bit blocks and signaling of RS-FEC $(544,514)$ detected local degrade (Reference IEEE Std 802.3™ 2018 119.2.5.3).
- Post FEC interleave (Reference IEEE Std 802.3 ${ }^{\text {TM }}$-2018 119.2.5.4).
- Alignment Marker removal and signaling of Alignment Marker Signal Fail (rx_am_sf<2:0>). Reference IEEE Std 802.3™ -2018 119.2.5.5.
- Descramble (Reference IEEE Std 802.3™ -2018 119.2.5.5).
- Error Marking - Signaling Tx link degrade (Reference ITU-T G.709/Y. 1331 Amendment 2 (06/2018) Annex K and Section 8.8.4).

The RS-FEC decoder may provide the option to perform error detection without error correction to reduce the latency contributed by the RS-FEC sublayer.

### 8.3.2 PCS Tx direction (400ZR Rx datapath)

The 400GBASE-R PCSs Tx direction (400ZR Rx data path) defined for 400ZR include the following services:

- Scramble (Reference IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.4.3).
- Alignment Marker Insertion and signaling of Alignment Marker Signal Fail (tx_am_sf<2:0>). (Reference IEEE Std 802.3 ${ }^{\text {rM }}$-2018 Clause 119.2.4.4).
- Pre-FEC distribution (Reference IEEE Std 802.3 ${ }^{\text {TM }}$ - 2018 Clause 119.2.4.5).
- Reed-Solomon FEC encoding the 257 -bit blocks (reference IEEE Std $802.3^{\text {TM }}$ - 2018 Clause 119.2.4.6).
- Distribution and interleave (Reference IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.4.6).
- Error Marking - Signaling Rx link degrade (Reference ITU-T G.709/Y. 1331 Amendment 2 (06/2018) Annex K and Section 8.8.4).


### 8.4 400ZR frame structure

400GBASE-R, FlexO-4-DSH, and 400ZR frames have similar structures. They are all block formats, 10280 columns $\times 4096$ rows ( $1 \times 4096$ or $16 \times 256$ ). The $400 Z \mathrm{R}$ frame OH area is the same as the FlexO-4-DSH, however, fewer OH fields are defined as required for 400ZR than for FlexO-4-DSH. Bonding across multiple PHY's is not supported by the 400ZR frame structure. Figure 7 shows the 400ZR frame structure.


Figure 7: 400ZR frame structure without parity bits

### 8.4.1 400ZR Multi-Frame

The 400ZR multi-frame structure with FEC parity field (columns 10281 to 10970 ) is shown in Figure 8 and contains a frame Alignment Marker (AM) sequence every 256 rows. Columns are defined as 1-bit wide and a frame consists of 10970 columns. This results in a bit-oriented structure. The 400ZR multi-frame can be viewed as a binary matrix with $n \times 256$ rows of 10970 bits.


Figure 8: 400ZR multi-frame structure with parity bits

### 8.5 AM/PAD/OH insertion

5120-bits of AM/PAD/OH, plus 20-bits of additional pad for 257b alignment, are inserted in columns 1 to 5140 of the first row of each $400 Z \mathrm{R}$ frame. This leaves $10220 \times 257 \mathrm{~b}$ of additional payload area in the frame. See Figure 9 below.


Figure 9: 400ZR Frame overhead
The AM field is a set of $16 \times 120$-bit blocks that are 10 -bit interleaved. PAD is a 1920 -bit all-zeros field. The 400 ZR OH consists of $4 \times 320 \mathrm{~b}$ blocks ( 1280 -bits) that are 10 b interleaved and transmitted immediately after the 1920 -bits of PAD. Figure 10 details the first 320 -bit OH block. The remaining $3 \times 320-$ bit 4002 OH blocks are reserved for future standardization (transmitted as all-zeros and ignored on receipt).

The required 400ZR OH fields are highlighted in black text; the optional fields, in gray text. The 400ZR OH area includes GMP mapping control bytes (JCx Bytes). See section 8.9 for GMP processing details. The undefined 400ZR frame OH can provide additional OAM fields, or be set to zero and ignored at the 400ZR receiver.

### 8.5.1 400ZR AM/PAD/OH Transmission order

The 400ZR frame structure carries 514 blocks of 10-bit interleaved ( 5140 bits) of AM/PAD/OH + 20-bits of additional PAD. The transmission order for each of these fields is defined in Section 8.6 through Section 8.8 and is the same as IEEE Std $802.3^{\text {TM }}-2018$ and 400G FlexO.


Figure 10: 400ZR overhead

### 8.6 400ZR Alignment Markers (AM)

The role of AM is to find the FEC block boundary. Alignment markers are inserted before FEC encoding and removed after FEC decoding. The 400ZR modem operates across two domains. IEEE Std $802.3^{\text {rM }}$ - 2018 clause 119 defines the AM requirements at the 400GBASE-R interface. This IA defines the 400ZR frame AM requirements for the coherent single-carrier media interface.

400ZR frame defines a $16 \times 120=1920$ bits AM field which contains the 10 -bit interleaving result of 16 lane alignment markers of 120 -bits each. Frame alignment, however, can be done across a subset of these fields. The alignment marker field is carried at the beginning of each frame ( $1^{\text {st }} \mathrm{row}$ ). 400ZR AM is protected by the SC-FEC and its value is scrambled. AM alignment is processed post FEC decode (after descrambling) to locate the row number corresponding to the start of the 400ZR frame (SC-FEC being already 10970 b row aligned).

Figure 11 illustrates the AM transmission order. The $192 \times 10 \mathrm{~b}$ (1920 bits total) blocks are transmitted left to right starting with the $1^{\text {st }} 10$-bits of am0, followed by the $1^{\text {st }} 10$-bits of am1, etc.., until the $12^{\text {th }} 10$-bits of am14 (1920 bits total).


Figure 11: Alignment Marker transmission order - 10b interleaved
The 400ZR AM field consists of 16 logical lane alignment marker indicators (am<i>, where <i> = $0,1 \ldots 15$ ). Each lane carries a 120-bit lane alignment marker. Figure 12, and rows of Table 3 give the values of am<i> transmitted over lane <i>.


Figure 12: Alignment Marker format

The alignment marker encoding is shown in Table 3.

| Logical Lane am<i> | Encoding $\left\{\mathrm{CM}_{0}, \mathrm{CM}_{1}, \mathrm{CM}_{2}, \mathrm{UP}_{0}, \mathrm{CM}_{3}, \mathrm{CM}_{4}, \mathrm{CM}_{5}, \mathrm{UP}_{1}, \mathrm{UM}_{0}, \mathrm{UM}_{1}, \mathrm{UM}_{2}, \mathrm{UP}_{2}, \mathrm{UM}_{3}, \mathrm{UM}_{4}, \mathrm{UM}_{5}\right\}$ |
| :---: | :---: |
| 0 | 0x59,0x52,0x64,0x6D,0xA6,0xAD, 0x9B,0x9B,0x80,0x8E,0xCF,0x64,0x7F,0x71,0x30 |
| 1 | 0x59,0x52,0x64,0x20,0xA6,0xAD,0x9B,0xE6,0x5A,0x7B,0x7E,0x19,0xA5,0x84,0x81 |
| 2 | $0 \times 59,0 \times 52,0 \times 64,0 \times 62,0 \times A 6,0 \times A D, 0 \times 9 B, 0 \times 7 F, 0 \times 7 C, 0 \times C F, 0 \times 6 A, 0 \times 80,0 \times 83,0 \times 30,0 \times 95$ |
| 3 | 0x59,0x52,0x64,0x5A,0xA6,0xAD, 0x9B,0x21,0x61,0x01,0x0B,0xDE,0x9E,0xFE,0xF4 |
| 4 | 0x59,0x52,0x64,0x87,0xA6,0xAD,0x9B,0x98,0x54,0x8A,0x4F,0x67,0xAB, $0 \times 75,0 \times B 0$ |
| 5 | 0x59,0x52,0x64,0x4F,0xA6,0xAD, 0x9B,0x72,0x48,0xF2,0x8B, 0x8D, $0 \times$ x $7,0 \times 0 \mathrm{D}, 0 \times 74$ |
| 6 | 0x59,0x52,0x64,0xBC,0xA6,0xAD,0x9B, $0 \times 77,0 \times 42,0 \times 39,0 \times 85,0 \times 88,0 \times \mathrm{DB}, 0 \times \mathrm{C} 6,0 \times 7 \mathrm{~A}$ |
| 7 | 0x59,0x52,0x64,0x44,0xA6,0xAD,0x9B,0x4C,0x6B,0x6E,0xDA,0xB3,0x94,0x91,0x25 |
| 8 | $0 \times 59,0 \times 52,0 \times 64,0 \times 06,0 \times A 6,0 \times A D, 0 \times 9 B, 0 \times F 9,0 \times 87,0 \times C E, 0 \times A E, 0 \times 06,0 \times 78,0 \times 31,0 \times 51$ |
| 9 | 0x59,0x52,0x64,0xD6,0xA6,0xAD,0x9B,0x45,0x8E,0x23,0x3C,0xBA, $0 \times 71,0 \times \mathrm{DC},, 0 \times \mathrm{C} 3$ |
| 10 | 0x59,0x52,0x64,0x5F,0xA6,0xAD, 0x9B, $0 \times 20,0 \times A 9,0 \times D 7,0 \times 1 \mathrm{~B}, 0 \times \mathrm{DF}, 0 \times 56,0 \times 28,0 \times \mathrm{E}$ |
| 11 | $0 \times 59,0 \times 52,0 \times 64,0 \times 36,0 \times A 6,0 \times A D, 0 \times 9 B, 0 \times 8 \mathrm{E}, 0 \times 44,0 \times 66,0 \times 1 \mathrm{C}, 0 \times 71,0 \times \mathrm{BB}, 0 \times 99,0 \times E 3$ |
| 12 | 0x59,0x52,0x64,0x81,0xA6,0xAD, $0 \times 9 \mathrm{P}, 0 \times \mathrm{DA}, 0 \times 45,0 \times 6 \mathrm{~F}, 0 \times \mathrm{A}, 0 \times 25,0 \times \mathrm{BA}, 0 \times 90,0 \times 56$ |
| 13 | 0x59,0x52,0x64,0x28,0xA6,0xAD,0x9B,0x33,0x8C,0xE9,0xC3,0xCC, $0 \times 73,0 \times 16,0 \times 3 \mathrm{C}$ |
| 14 | 0x59,0x52,0x64,0x0B, 0xA6,0xAD, 0x9B,0x8D, $0 \times 53,0 \times D F, 0 \times 65,0 \times 72,0 \times A C, 0 \times 20,0 \times 9 \mathrm{~A}$ |
| 15 | 0x59,0x52,0x64,0x2D,0xA6,0xAD, $0 \times 9 B, 0 \times 6 A, 0 \times 65,0 \times 5 \mathrm{D}, 0 \times 9 \mathrm{E}, 0 \times 95,0 \times 9 \mathrm{~A}, 0 \times \mathrm{A} 2,0 \times 61$ |

NOTE - The value in each byte of this table is in MSB-first transmission order. Note that this per-byte bit ordering is the reverse of AM values found in [IEEE Std 802.3 ${ }^{\text {TM }}$-2018], which uses an LSB-first bit transmission format.

Table 3: 400ZR Alignment Marker encodings

### 8.7 400ZR PAD

Immediately following the 1920-bit AM is a 1920-bit field of PAD, transmitted as all-zeros and ignored on receipt.


Figure 13: PAD transmission order - 10b interleaved

### 8.8 400ZR OH

Four 320-bit blocks of overhead are transmitted immediately after the 1920 bit of PAD. These are 10-bit interleaved.


Figure 14: Over Head transmission order - 10b interleaved

### 8.8.1 Multi-Frame Alignment Signal (MFAS)

The Multi-frame alignment signal (MFAS) is in the first of the four 320-bit OH instances. It is present and incremented in every 400ZR frame. It counts from 0x00 to 0xFF and provides a 256 -frame multi-frame sequence following [ITU-T G.709.1] Clause 9.2.1 definition.

### 8.8.2 Link error and Link degrade detection and marking

Table 4 specifies the replacement signal to the host interface in the event of DSP framing or ZR frame/multi-frame loss.

| Host interface signal | Replacement signal | Bit-rate tolerance (ppm) |
| :---: | :--- | :---: |
| $400 \mathrm{GBASE}-\mathrm{R}$ | Continuous 400GBASE-R local fault sequence <br> ordered sets as 256b/257b encoded blocks | $+/-100$ |

Table 4: Replacement signal
The FEC decoder can also detect a degrading link and signal Link Degrade (LD). A degraded link condition data may be passing data without error, however, the BER may be high and approaching FEC exhaust. Causes of link degrade may be component wear-out due to aging or stress. A user may want to take preemptive actions based on programmable BER thresholds. Consequent actions can include re-routing traffic away from the impaired link.

### 8.8.3 Link status monitoring and signaling (STAT)

The status (STAT) overhead byte is present in every 400ZR frame, but only carried in the first of the four 320-bit OH instances. It includes the 1-bit RPF and 3-bit LDI fields:

- The Remote PHY Fault (RPF) bit indicates signal fail status detected at the remote 400ZR sink function in the upstream direction and follows the definition in [ITU-T G.709.1] Clause 9.2.5.1. RPF is set to ' 1 " to indicate a remote 400ZR PHY defect indication; otherwise, it is set to " 0 '. The RPF field is in bit 1 of the STAT field as per Figure 15.
- The 3-bit host Link Degrade Indication (LDI) field is defined to indicate to the downstream device the quality of the host interface signal or the media interface signal.


## STAT OH Byte



Figure 15: STAT Over Head byte definitions
The 400ZR link shall provide detection and signaling of Link Degrade (LD) for use by switch/routers with soft reroute capabilities. Figure 16 illustrates the bidirectional signaling between a 400ZR transceiver and two Routers (A and B). Pre-FEC BER monitors are used to detect and insert link degrade at both the 400ZR optical link and the 400GBASE-R interface.


Figure 16: Local/Remote Degrade interworking between Switch/Router and 400ZR transceiver

### 8.8.4 Link Degrade Indication (LDI)

[IEEE 802.3] has specified three bits in the AM field (am_sf<2:0>) to carry Link Degrade Indication (LDI). Bit am sf<2> is defined as a Remote Degrade (RD) signal, bit am_sf<1> is defined as a Local Degrade (LD) signal and bit am_sf<0> is reserved.

The 400ZR transceiver $X$ and $Y$ shall forward the information in the Reserved ( $a m \_s f<0>$ ) and RD ( am _sf<2>) bits between transceivers as illustrated in Figure 16. The information in am_sf<0> shall be carried in 400ZR STAT overhead bit 6 . The status information in am_sf<2> shall be carried in 400ZR STAT overhead bit 7. The status information in the LD (am_sf<1>) bit shall be carried after some additional processing in the 400ZR STAT overhead, bit 8 to the downstream device.

In the host-to-media datapath, the additional processing consists of ORing the ingress LD status in the am_sf<1> bit of the 400GBASE-R signal with the local host interface RS $(544,514)$ FEC degrade status and signaling LD in STAT[8] to the media interface. In the media-to-host datapath, the STAT<8> bit from the media interface is ORed with the 400ZR FEC degrade status and signaled on the am_sf<1> bit to the local host.

### 8.8.5 Link Degrade Warning and Alarming.

FEC Detected Degrade (FDD) and FEC Excessive Degrade (FED) is an optional [user configurable] link monitoring feature, indicating a link degrade condition to the local host and remote transmitter. It can be used, for example, to pre-emptively move traffic away from a degraded link (e.g. traffic re-route). This feature requires capturing the pre-FEC BER from the FEC decoder block over a Performance Monitor (PM) interval. Statistics are gathered by HW and reported by SW. FED and FDD are determined by comparing the HW BER reported statistics against [user configurable] thresholds.

Link Degrade (LD) signaling shall be based on the FEC decoder statistics (number of corrected errored bits, and uncorrectable blocks). Fault detection calculation and threshold settings may be implementation dependent (e.g. based on FEC decoder pre-FEC BER detection capabilities).

The following Performance Monitoring (PM) parameters are defined for determining a Link Degrade (LD) condition over a PM interval. The PM interval and the collection of the statistics to determine LD is defined by the Management Interface Spec specific to the module which this IA is implemented.

FEC decoder block, bit counters:

- pFECblkcount = FEC blocks counted over PM interval
- $\quad$ pFECbitcount $=$ total number of bits counted over PM interval $=(p F E C b l k c o u n t \times$ bits per FEC block), 64bit value
- pFECcorrbitblk = FEC corrected bits per block (min., avg., max.) over PM interval
- $\quad$ pFECcorrbit = total number of FEC corrected bits over PM interval = $\sum p$ FECcorrbitblk over PM interval. (64-bit value)

Pre-FEC BER block, bit counters:

- pFECblkBER = FEC block BER (min., avg., max.) over PM interval = (pFECcorrbitblk/pFECblkcount)
- pFECBER = FEC BER over PM interval = (pFECcorrbit / pFECbitcount)

Pre-FEC threshold settings:

- FEC_excessive_BER_activate_threshold (programmable)
- FEC_excessive_BER_deactivate_threshold (programmable)
- FEC_degraded_BER_activate_threshold (programmable)
- FEC_degraded_BER_deactivate threshold (programmable)

FEC degrade settings:

- FECdetectdegraded = FEC degraded status condition over PM interval.
- FECexcessdegraded = FEC excessively degraded status condition over PM interval.

Each of the above registers shall have a corresponding enable, status, and latch bit settings. FECdetectdegraded and FECexcessdegraded shall also be a maskable interrupt.

PM interval:

- PM_Interval = (programmable); default = 1 second.

The FEC decoder counts and reports the number of bits detected in error over the PM interval per FEC block (min., max., avg.).

- When the (avg) number of bit errors exceeds the threshold set in FEC_degraded_BER_activate_threshold, FECdetectdegraded is set and latched.
- When the (avg) number of bit errors falls below the threshold FEC_degraded_BER_deactivate_threshold, FECdetectdegraded is cleared.
- When the (avg) number of bit errors exceeds the threshold set in FEC_excessive_BER_activate_threshold, FECexcessdegraded is set and latched.
- When the (avg) number of bit errors falls below the threshold FEC_excessive_BER_deactivate_threshold, FECexcessdegraded is cleared.

When errors are detected after C-FEC error correction in the Rx data path (e.g. uncorrected block status from the C-FEC decoder or CRC32 checking), the entire base block of $30592 \times 8$ bits is considered corrupted and all $952 \times 257$-bits of information must be marked as being in error using transcoded error control blocks.
If the link input BER is much lower than C-FEC limit under normal operational conditions, error marking using post-FEC statistics (i.e. CRC32 checking) could be turned-off to lower Rx latency. In this case, a programmable pre-FEC excessive error threshold status could be used for error marking at the FEC decoder output.

Per 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.5.3, if bypass error indication is not supported or not enabled, when the Reed-Solomon decoder determines that a codeword contains errors that were not corrected, it shall cause the PCS receive function to set every 66-bit block within the two associated codewords to an error block (EBLOCK_R) as in Figure 17.

The encoding of a 64b/66b error control block is: [sync="10", control block type=0x1e, and eight 7-bit /E/control characters.


Figure 17: Error marking

### 8.9 GMP mapping processes

The 400GBASE-R is asynchronously mapped into a 400ZR container using GMP. The timing is de-correlated from the 400GBASE-R host clock to simplify ASIC design. Even though the mapping is asynchronous, the 400GBASE-R stream is treated as CBR data (including preamble, and IPG). Data and timing transparency shall be supported using information fields which are inserted by the GMP process for use upon demapping.

The GMP Justification Control bytes (JC1-6) are carried in the first of the four 320-bit OH instances, and present in the $2^{\text {nd }}, 3^{\text {rd }}$, and $4^{\text {th }}$ frames of a 400ZR 4 -frame multi-frame to signal the GMP parameters $C_{m}$ and $\sum \mathrm{C}_{\mathrm{nD}}$ from mapper to de-mapper. The 4 frames are identified by MFAS bits 7 and 8 being 00, 01, 10 and 11 .

Reference ITU-T G. 709 annex D for the general principles of the Generic Mapping Procedure (GMP).
For the purpose of 400ZR the GMP parameters shall be defined as:

- $m=G M P$ data/stuff granularity $=4 \times 257=1028$ bit;
- $n=1028 / 128=8.03125$-bit unit and represents the timing granularity of the GMP mapping present in $\mathrm{C}_{\mathrm{n}}$ and $\sum \mathrm{C}_{\mathrm{nD}}$ parameters;
- $P_{m, \text { server }}=$ maximum number of $m$-bit data entities in 4-frame multi-frame server payload $=10220$.
- $C_{m}=$ number of client $m$-bit data entities in 4 -frame multi-frame server payload. It is encoded with 14 bits and carried in JC1 and JC2 control OH bytes.
- $\mathrm{C}_{\mathrm{n}}=$ number of equivalent client n -bit data entities in 4 -frame multi-frame server payload. This value provides additional ' $n$ '-bit timing information.
- $\quad \Sigma C_{n D}=$ accumulated value of the remainder of $C_{n}$ and $C_{m}$. It is encoded with 7-bits and carried in JC4 and JC5 control OH bytes.
- $\quad C_{n}$ and $C_{m}$ being integer values, then:

$$
C_{n}(t)=128 \times C_{m}(t)+\left(\sum C_{n D}(t)-\sum C_{n D}(t-1)\right)
$$

The support for n -bit timing information $\left(\Sigma \mathrm{C}_{\mathrm{nD}}\right)$ in the $\mathrm{JC4} / \mathrm{JC5} / \mathrm{JC6} \mathrm{OH}$ is required.

The mapper shall first recover the 400GBASE-R stream. The 400GBASE-R is a sequence of $256 \mathrm{~b} / 257 \mathrm{~b}$ encoded blocks as per IEEE Std $802.3^{\text {TM }}$ - 2018 after the partial PCS processing defined in Figure 6 and Section 8.3. The 400ZR frame payload area is a direct multiple of 257 bits ( $10220 \times 257 \mathrm{~b}$ ).

The 400GBASE-R signal is mapped to the $400 Z \mathrm{R}$ frame as a 257 b block stream, with 20 blocks of AM/PAD/OH every 10240 blocks. The payload area for this mapping consists of the payload of a 4 -frame 400ZR multi-frame ( 40880257 b blocks) for host interface data. Groups of 1028 successive bits ( $4 \times 257 \mathrm{~b}$ ), of the client signal are mapped into a group of 4 successive 257 b blocks of the 4 -frame 400ZR multi-frame payload area under control of the GMP data/stuff control mechanism. Each group of $4 \times 257 \mathrm{~b}$ in the $4-$ frame 400ZR multi-frame payload area may either carry 1028 host interface bits or carry 1028 stuff bits. The stuff bits shall be set to zero.


Figure 18: GMP mapping/de-mapping process

Table 5 specifies the host interface and its GMP $m, n$ and $C_{n D}$ parameter values.

| Host nominal bit <br> rate (kbits/s) | Nominal <br> information bit <br> rate (kbits/s) after <br> FEC and AM <br> removal | Bit-rate <br> tolerance <br> (ppm) | m | n | $\mathrm{C}_{\mathrm{nD}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 425000000 | 401542892 | $+/-100$ | 1028 | 8.03125 | Yes |

Table 5: Host interface and its GMP parameter values
The server input nominal bit rate of $401542892 \mathrm{kbit} / \mathrm{s}$ equals the 400GBASE-R interface signal after RS(544/514) FEC decode and AM removal.

The de-mapping process decodes $\mathrm{C}_{\mathrm{m}}(\mathrm{t})$ and $\mathrm{C}_{\mathrm{nD}}(\mathrm{t})$ from JC1/JC2/JC3 and JC4/JC5/JC6 and interprets $\mathrm{C}_{\mathrm{m}}(\mathrm{t})$ and $\mathrm{C}_{\mathrm{nD}}(\mathrm{t})$ according to ITU-T G. 709 Annex D. CRC8 shall be used to protect against an error in JC1/JC2/JC3 and CRC4 protect against an error in the JC4/JC5/JC6 signals.

| Ref | GMP Parameter | Formula | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {client }}$ | nominal client information bit rate | $\begin{aligned} & 425.00 \mathrm{Gbit} / \mathrm{s} \times 514 / 544 \\ & \times 20479 / 20480 \end{aligned}$ | 401,542,892,456.055 | bit/s |
| $\Delta \mathrm{f}_{\text {client }}$ | client bit rate tolerance |  | 100 | ppm |
| $\mathrm{f}_{\text {server }}$ | server nominal bit rate f |  | 402,489,753,309.729 | bit/s |
| $\Delta \mathrm{f}_{\text {server }}$ | server bit rate tolerance |  | 20 | ppm |
| $\mathrm{T}_{\text {server }}$ | period of the server multiframe, | $\begin{array}{\|l\|} \hline 425.00 \mathrm{Gbit} / \mathrm{s} \times 514 / 544 \\ \times 20479 / 20480 \end{array}$ | 26.154 | $\mu \mathrm{s}$ |
| $\mathrm{B}_{\text {server }}$ | number of bits per server multi-frame |  | 10,526,720 | bits |
| $\mathrm{O}_{\text {server }}$ | number of overhead bits per server multi-frame |  | 20,560 | bits |
| $\mathrm{P}_{\text {server }}$ | maximum number of bits in the server payload area |  | 10,506,160 | bits |
| $\mathrm{f}_{\mathrm{p}, \text { Server }}$ | nominal server payload bit rate | $\mathrm{B}_{\text {server }} / \mathrm{f}_{\text {server }}$ | 401,703,640,510.296 | bits/s |
| m | GMP data/stuff granularity |  | $(4 \times 257=) 1,028$ | bits |
| M | $m$ and $n$ ratio |  | 128 |  |
| $\mathrm{P}_{\mathrm{m}, \text { server }}$ | maximum number of ( m bits) data entities in the server payload area | $\mathrm{B}_{\text {server }}-\mathrm{O}_{\text {server }}$ | 10220 | 1028bblocks |
| $\mathrm{C}_{\mathrm{m}}$ | number of client m-bit data entities per server multi-frame | $\begin{aligned} & \hline \mathrm{f}_{\text {server }} \times \mathrm{P}_{\text {server }} / \mathrm{B}_{\text {server }}= \\ & 478.75 \times 28 / 29 \times \\ & 119 / 128 \times 5140 / 5488 \times \\ & 511 / 512 \end{aligned}$ |  |  |
| $\mathrm{C}_{\text {m,nom }}$ | $\mathrm{C}_{\mathrm{m}}$ value at nominal client and server bit rates | m bit data entity | 10,215.910 |  |
| $C_{m, \text { min }}$ | $\mathrm{C}_{\mathrm{m}}$ value at minimum client and maximum server bit rates | $\mathrm{m} / \mathrm{n}$ | 10,214.684 |  |
| $\mathrm{C}_{\mathrm{m}, \text { max }}$ | $\mathrm{c}_{\mathrm{m}}$ value at maximum client and minimum server bit rates | $\mathrm{P}_{\text {serrer }} / \mathrm{m}$ | 10,217.136 |  |
| $\mathrm{C}_{\mathrm{m} \text {, min }}$ | integer value of $\mathrm{c}_{\mathrm{m} \text {, min }}$ |  | 10,214 |  |
| $\mathrm{C}_{\text {m, max }}$ | rounded up value of $\mathrm{c}_{\mathrm{m} \text {, max }}$ | $\left(\mathrm{f}_{\text {client }} / \mathrm{f}_{\mathrm{p}, \text { server }}\right) \times \mathrm{P}_{\mathrm{m}, \text { server }}$ | 10,218 |  |
| n | GMP justification accuracy, n bit data entity | $\begin{aligned} & \mathrm{C}_{\mathrm{m}, \text { nom }} \times\left(1-\Delta \mathrm{f}_{\text {client }}\right) /(1 \\ & \left.+\Delta \mathrm{f}_{\text {server }}\right) \end{aligned}$ | 8.03125 | bits |
| $\mathrm{P}_{\mathrm{n}, \text { Server }}$ | maximum number of ( n bits) data entities in the server payload area | $\begin{aligned} & \mathrm{C}_{\mathrm{m}, \text {,om }} \times\left(1+\Delta \mathrm{f}_{\text {client }}\right) /(1 \\ & \left.-\Delta \mathrm{f}_{\text {server }}\right) \end{aligned}$ | 1,308,160.000 | $\begin{aligned} & \text { 8.03125b } \\ & \text { blocks } \end{aligned}$ |


| Ref | GMP Parameter | Formula | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{n}}$ | number of client n -bit data entities per server multi-frame | $\left\lfloor\mathrm{C}_{\text {min }}\right\rfloor$ |  |  |
| $\mathrm{C}_{\mathrm{n}, \mathrm{nom}}$ | $\mathrm{C}_{\mathrm{n}}$ value at nominal client and server bit rates | $\left\lceil\mathrm{C}_{\mathrm{m}, \text { max }} 7\right.$ | 1,307,636.519 |  |
| $\mathrm{C}_{\mathrm{n} \text {, min }}$ | $C_{n}$ value at minimum client and maximum server bit rates |  | 1,307,479.603 |  |
| $\mathrm{C}_{\mathrm{n} \text {, max }}$ | $\mathrm{C}_{\mathrm{n}}$ value at maximum client and minimum server bit rates | $\mathrm{P}_{\text {server }} / \mathrm{n}$ | 1,307,793.436 |  |
| $\mathrm{C}_{\text {n }}$ | remainder of $\mathrm{C}_{n}$ and $\mathrm{C}_{\mathrm{m}}$ |  | 0.910305637 |  |
| $\mathrm{C}_{\mathrm{nd}}$ | integer value of $\mathrm{c}_{\mathrm{nD}}$ | $\left(\mathrm{f}_{\text {client }} / \mathrm{f}_{\mathrm{p} \text {,server }}\right) \times \mathrm{P}_{\mathrm{n}, \text { server }}$ |  |  |
| $\Sigma C_{n D}$ | accumulated value of $\mathrm{C}_{\mathrm{nd}}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{n}, \text { nom }} \times\left(1-\Delta \mathrm{f}_{\text {client }}\right) /(1 \\ & \left.+\Delta \mathrm{f}_{\text {server }}\right) \end{aligned}$ | 127 |  |

Table 6: GMP parameter values
Where,

- Client information rate is 400 GBASE-R after $\operatorname{RS}(544,514)$ FEC and AM removal with $f_{\text {client }}$ nominal bit rate and $\Delta f_{\text {client }}$ bit rate tolerance.
- Server is 400ZR 4-frame multi-frame (both payload and overhead) with $\mathrm{f}_{\text {server }}$ nominal bit rate $\Delta f_{\text {server }}$ bit rate tolerance and $\mathrm{B}_{\text {server }}$ number of bits per server 4 -frame multi-frame.
- Server payload is 400ZR 4 -frame multi-frame payload (before AM/PAD/OH insert) with $f_{p, \text { server }}$ nominal bit rate, $\Delta f_{\text {server }}$ bit rate tolerance and $P_{\text {server }}$ number of bits per server 4-frame multi-frame payload area.
- The maximum number_of_m [=1028] bit GMP data entities per 4 -frame multi-frame payload is $P_{m, \text { server }}[=10220]$.
- For 400ZR, we use $n=[m / 128]=[4 \times 257-$ bit $] / 128=8.03125 \mathrm{Ul}$ that is used as a phase unit " n -bit equivalent" for $\mathrm{C}_{\mathrm{n}}$ parameter. $\mathrm{C}_{\mathrm{n}}$ indicates the number of " n -bit equivalent" of the 400GBASE-R client per 400ZR 4-frame multi-frame server payload. It can be used as a finer phase indicator to encode the client clock at the GMP mapper.
- So, $C_{n, \text { nom }}=128 \times C_{m, n o m} ; C_{n, \min }=128 \times C_{m, \min } ; C_{n, \max }=128 \times C_{m, \max }$
- $C_{m}=P_{m, s e r v e r} \times[$ client_bit_rate / Server_Payload_bit_rate].
- $C_{m}$ is an integer value indicating to every 400ZR frame the number of $m$-bit client blocks carried [ $m=4 \times 257 \mathrm{~b}=1028 \mathrm{~b}$ ] in this 400ZR 4-frame server multi-frame payload $=$ $\operatorname{int}\left(\mathrm{P}_{\mathrm{m}, \text { server }} \times[\right.$ client_bit_rate/Server_Payload_bit_rate]].
- $\mathrm{C}_{\mathrm{m}} \leq \mathrm{P}_{\mathrm{m}, \text { server }}$ and is a value varying between $\mathrm{C}_{\mathrm{m}, \text { min }}$ and $\mathrm{C}_{\mathrm{m}, \max }$ for the given client and payload type, due to client and payload bit rate tolerance range ( $+/-100 \mathrm{ppm}$ and $+/-20$ ppm).


### 8.9.1 Stuffing Locations

Stuff location determination for GMP uses a delta-sigma algorithm based on the Cm value over the total number of payload location. GMP is a positional mapping with non-fixed stuff. So, the stuff location will vary on a GMP payload-by-payload basis, based on the $C_{m}(t)$ value. In the case of 400ZR the GMP payload covers four 400ZR frames.

Table 7 shows the location of the "stuff" GMP blocks for a few specific $\mathrm{C}_{\mathrm{m}}$ values.

| $\mathrm{C}_{\mathrm{m}}$ | GMIP Blocks Number of Stuff Locations |
| :--- | :--- |
| 10220 | $\mathrm{~N} / \mathrm{A}$ |
| 10219 | 1 |
| 10218 | 1,5111 |
| 10217 | $1,3407,6814$ |
| 10216 | $1,2556,5111,7666$ |
| 10215 | $1,2045,4089,6133,8177$ |
| 10214 | $1,1704,3407,5111,6814,8517$ |

Table 7: GMP stuff locations of 400ZR

Figure 19 shows an example of GMP stuff opportunities over four 400ZR frames.


Figure 19: GMP mapping over four 400ZR frames with $\mathrm{C}_{\mathrm{m}}=10216$

### 8.9.2 GMP overhead Encoding

GMP overhead (JC Bytes OH) is carried once per GMP payload envelope (combining four consecutive 400ZR frame payloads), so once per 4 -frame multi-frame. GMP overhead carries the encoded 14 -bit $\mathrm{Cm}(\mathrm{t})$ (i.e. $4 \times 257$ b block count value) in C1-14 bits of JC1 \& JC2 (C1 = MSB, ..,C14= LSB) and the encoded 7-bit $\Sigma C_{n \mathrm{n}}(\mathrm{t})$ (cumulative value of $\mathrm{C}_{\mathrm{nD}}(\mathrm{t})$ ) in D1-D7 bits of JC4 \& JC5 (D1=MSB,.. , D7 = LSB) GMP parameters.
$\mathrm{C}_{\mathrm{m}}(\mathrm{t})$ is protected by a CRC8 (carried in JC3 OH byte) and $\Sigma \mathrm{C}_{\mathrm{nD}}(\mathrm{t}$ ) is protected by a CRC4 (carried in the four LSBs of JC6 OH byte).

The JC3 OH CRC8 calculation is described in ITU-T G. 709 Annex D.3, and an example of a parallel implementation can be found in ITU-T G. 709 Appendix VI.

### 8.9.3 GMP OH - CRC8 calculation

The CRC8 located in JC3 is calculated over the JC1 and JC2 bits. The CRC8 uses the generator polynomial:

$$
g(x)=x^{8}+x^{3}+x^{2}+1
$$

- The JC1 and JC2 octets are taken in order, most significant bit first, to form a 16 -bit pattern representing the coefficients of a polynomial $\mathrm{M}(\mathrm{x})$ of degree 15 .
- $M(x)$ is multiplied by $x^{8}$ and divided (modulo 2 ) by $G(x)$, producing a remainder $R(x)$ of degree 7 or less.
- The coefficients of $R(x)$ are considered to be an 8 -bit sequence, where $x^{7}$ is the most significant bit.
- This 8-bit sequence is the CRC8 where the MSB of the CRC8 is the coefficient of $x^{7}$ and the LSB is the coefficient of $x^{0}$.

The de-mapper process performs steps 1-3 in the same manner as the mapper process, except that here, the $M(x)$ polynomial of step 1 includes the CRC bits of JC3, resulting in $M(x)$ having degree 23 . In the absence of bit errors, the remainder shall be 00000000.

### 8.9.4 The JC6 OH CRC4 Calculation

The CRC4 located in JC6 uses the generator polynomial:

$$
g(x)=x^{4}+x+1
$$

- The four least significant bits of the JC4 and JC5 octets (JC4 D1-D4 and JC5 D5-D7 + RES) are taken in order, most significant bit first, to form an 8 -bit pattern representing the coefficients of a polynomial $\mathrm{M}(\mathrm{x})$ of degree 7 .
- $M(x)$ is multiplied by $x^{4}$ and divided (modulo 2) by $G(x)$, producing a remainder $R(x)$ of degree 4 or less.
- The coefficients of $R(x)$ are considered to be a 4-bit sequence, where $x^{3}$ is the most significant bit.
- This 4-bit sequence is the CRC4 where the MSB of the CRC4 is the coefficient of $x^{3}$ and the LSB is the coefficient of $x^{0}$.

The de-mapper process performs steps 1-3 in the same manner as the mapper process, except that here, the $M(x)$ polynomial of step 1 includes the CRC bits of JC6, resulting in $M(x)$ having degree 11 . In the absence of bit errors, the remainder shall be 0000 .

## 9 400ZR frame to SC adaptation

Figure 20 and Figure 24 show the relationship of the 400ZR frame mapping to the SC-FEC block.

- 119 rows $\times[2 \times 5140$-bit] of information ( 1223320 bits) $+119 \times[2 \times 345$ bit] of FEC parity ( 81920 bits) and pad ( 190 bits) is mapped to $5 \times$ SC-FEC Blocks.
- One SC-FEC frame [510b×512b] carries $952 \times 257$-bit blocks of information + CRC32 + 6-bit MBAS + 34-bit zero stuff (261120 bits).
columns


Figure 20: 400ZR frame to SC-FEC relationship

### 9.1 Mapping 400ZR Frame Payload to Staircase FEC Blocks

The payload of a 400ZR frame is mapped into units of 244,664 bits, where $244,664=512 \times 478-72$ consecutive bits. For every 244,664 consecutive bits a 32 -bit CRC (ref. section 9.2 ) is calculated, plus a 6bit Multi-Block Alignment Signal (MBAS) is added forming the CRC(32B)+MBAS(6b) block. The CRC+MBAS (38b) block is inserted at the end of each parity block (ref. Figure 21).

Each SC-FEC frame contains 261120 bits ( 244664 b of payload +16384 b of FEC parity bits +32 bits of CRC $+6 b$ of MBAS $+34 b$ of pad). The $34 b$ of additional pad is not transmitted. In the Figure 23 , the 38 -bit CRC+MBAS is shown located at the end of each parity block.

Information and parity bits in 119 400ZR frame rows ( $119 \times 10970$ bits) or ( 1305430 bits), can be represented in 5 SC blocks organized as $5 \times 32640 \times 8$ bits -34 bits of pad that is not transmitted). See Figure 24 left and right side.

- 400ZR Information block boundaries are thus located at the $23.8^{\text {th }}, 47.6^{\text {th }}, 71.4^{\text {th }}, 95.2^{\text {th }}$ and $119^{\text {th }}$ rows and at columns 8224, 6184, 4112, 2056 and 10280.
- Parity block boundaries are thus at parity columns 138, 276, 414, 552 and 690 (or columns 10418, 10556, 10694, 10832 and 10970).


### 9.2 400ZR CRC+MBAS Bit Insertion Block

A 32-bit CRC is calculated over the 244,664 input bits with the generator polynomial IEEE 802.3 (Hammond, et.al. [1]).

$$
G(x)=x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^{8}+x^{7}+x^{5}+x^{4}+x^{2}+x+1
$$

appended to the end of the sequence.
Mathematically, the CRC value corresponding to the 244,664 input bits is defined by the following procedures:

- The first 32 bits of the frame are complemented.
- The 244,664 bits of the protected fields are the coefficients of a polynomial $M(x)$ of degree 244,663 . (The first bit of the 244,664 input bits corresponds to the $x^{244,663}$ term and the last bit of the 244,664 input bits corresponds to the $x^{0}$ term).
- $\quad M(x)$ is multiplied by $x^{32}$ and divided (modulo 2 ) by $G(x)$, producing a remainder $R(x)$ of degree $\leq 31$.
- The coefficients of $R(x)$ are a 32-bit sequence.
- The bit sequence is complemented, and the result is the CRC.


## OIF-400ZR-01.0

The 32 bits of the CRC value are placed with the $x^{31}$ term as the left-most bit of the CRC32 field and the $x^{0}$ term as the right-most bit of the CRC32 field. (The bits of the CRC are thus transmitted in the order: $\left.x^{31}, x^{30}, \ldots, x^{1}, x^{0}\right)$. The 6-bit MBAS is appended after the 32-bit CRC

1234567891011121314151617181920212223242526272829303132333435363738
CRC32
MBAS
Figure 21: CRC32 + MBAS

### 9.2.1 400ZR Multi Block Alignment Signal (MBAS)

To synchronize the state of the Error De-correlator (ED) controllers between the receiver and the transmitter, the Staircase FEC scheme uses a 7-bit SC FEC Multi Block Alignment Signal (MBAS) which provides a 128-block sequence.

The six most significant bits of the 7-bit MBAS are transferred between source and sink in the 6-bit MBAS overhead, which is located in bits 33 to 38 in Figure 21.

The numerical value represented in the six MBAS overhead bits will be incremented every two SC FEC blocks and provides as such a 128-block multi-block as illustrated in Figure 22.


Figure 22: Multi-block alignment signal overhead

Figure 23 shows the location and transmission order of the CRC32 and MBAS.


Figure 23: CRC32 + MBAS transmission order

Figure 24 details the 400ZR frame to SC-FEC adaptation.


Figure 24: 400ZR frame adaptation SC FEC block

## 10 400ZR Forward Error Correction (FEC)

The 400ZR Forward Error Correction (FEC) algorithm is a Concatenated FEC (C-FEC) that combines a HDFEC $(255,239)$ outer code and an inner double-extended SD-FEC $(128,119)$ Hamming code resulting in $\sim 10.8 \mathrm{~dB}$ of NCG with $\sim 14.8 \%$ overhead (e.g. BER_in $=1.25 \mathrm{E}-2$ results in BER_out $=1.0 \mathrm{E}-15$ ).

The HD-FEC is a (512-bit $\times 510$-bit) generalized staircase code that works in conjunction with an error decorrelator. The error de-correlator function randomizes the position of the symbols to reduce the impact of correlated errors on the FEC performance.

### 10.1 SC-FEC

For the purposes of this IA and to minimize the possibility of misinterpretation that might deviate from a common implementation the SC-FEC, Adapt, ED and Encoding/Decoding processes shown in Figure 25 are defined by reference [5] Annex A.


Figure 25: 400ZR HD-FEC processes

### 10.2 Sync Pad Insertion

For the purpose of alignment and synchronization $6 \times 119$ bits are appended/removed from the tail end of the 5xSC-FEC block.


PCS (ZR)


Figure 26: Pad insertion/removal

Figure 27 shows the location of $6 \times 119$ b pad relative to the $400 Z R$ Frame.


Figure 27: $6 \times 119$ Pad Insertion

### 10.3 Frame Synchronous Scrambling

The scrambler/descrambler is located after/before the SC-FEC encoding and $6 \times 119 \mathrm{~b}$ pad insertion.


Figure 28: Frame synchronous scrambler
The operation of the scrambler shall be functionally equivalent to that of a frame-synchronous scrambler of sequence 65535 and the generating polynomial shall be:

$$
x^{16}+x^{12}+x^{3}+x+1
$$

The scrambler/descrambler resets to 0xFFFF on row 1, column 1 of the five SC-FEC block structure and subsequent 714 -bit ( $6 \times 119$ b) pad insertion and the scrambler state advances during each bit of the $5 \times S C$ FEC blocks. In the source function, all payload bits (included SC-FEC parity) are scrambled. At the sink the scrambler is synchronized (initialized) at the start of each payload.

### 10.4 Convolutional Interleave

The staircase encoded frame +6 Sync/Pad, which consists of $10976 \times 119$ bits, is first interleaved (in units of 119 bits) by a convolutional interleave (CI). The CI serves to spread out the transmission order of consecutive units of 119 bits from the staircase encoded frame, which increases the resilience of the system to bursts of errors.


Figure 29: Convolution interleave

The Cl is of depth 16 , that is, it consists of 16 parallel delay lines, as illustrated in Figure 30.


Figure 30: Convolution interleave
Each delay operator "D" represents a storage element of 119b. From one row to the next lower row, two delays operators are deleted.

At time $i$, the input and output switches are aligned at row $b_{i}$ :

- A block of 119 b is read from row $b_{i}$
- The contents of row $b_{i}$ are shifted to the right by 119 b
- A block of 119 b is written to row $b_{i}$
- The switch position is updated to $b_{i+1}=b_{i}+1(\bmod 16)$

Initialization of the convolutional interleave switches (to their topmost positions) is defined to occur at the start of every DSP super frame, which contains 5 SC-FEC blocks (i.e. immediately prior to processing the first row in Figure 27). Since 10976 is evenly divisible by the depth of the Cl (i.e. 16), the switches will wrap around to this position at the start of every ZR frame. The start of the DSP super frame emitted from the Cl will align with the first block of data emitted following a re-initialization of the interleaving switches.


Figure 31: Hamming FEC frame format
The 119b outputs of the convolutional interleave are encoded by a systematic $(128,119)$ double-extended Hamming code.

### 10.5 Inner Hamming Code

The inner FEC of C-FEC is a double-extended Hamming Code SD-FEC $(128,119)$, increasing NCG from 9.4 dB to $\sim 10.8 \mathrm{~dB}$ with $\sim 7.56 \%$ added overhead.


Figure 32: Hamming code

The systematic double-extended Hamming code is most naturally defined in terms of its parity-check matrix. Consider the function $g$ which maps an integer $i, 0 \leq i \leq 127$, to the column vector:

$$
g(i)=\left[\begin{array}{c}
s_{0, i} \\
s_{1, i} \\
\vdots \\
s_{6, i} \\
s_{7, i} \\
1
\end{array}\right]
$$

where,

$$
i=64 s_{6, i}+32 s_{5, i}+\cdots+2 s_{1, i}+s_{0, i}
$$

and,

$$
s_{7, i}=\left(s_{0, i} \wedge s_{2, i}\right) \vee\left(\overline{s_{0, l}} \wedge \overline{s_{1, l}} \wedge \overline{s_{2, l}}\right) \vee\left(s_{0, i} \wedge s_{1, i} \wedge \overline{s_{2, l}}\right)
$$

The parity-check matrix is then a $9 \times 128$ binary matrix:
$H=[g(0): g(62), g(64): g(94), g(96): g(110), g(112): g(118), g(120), g(122), g(124)$,

$$
g(63), g(95), g(111), g(119), g(121), g(123), g(125): g(127)]
$$

where $g(a): g(b)$ represents:

$$
[g(a), g(a+1), g(a+2), \ldots, g(b)]
$$

To obtain the encoder matrix $G$, we calculate

$$
P=B[g(0): g(62), g(64): g(94), g(96): g(110), g(112): g(118), g(120), g(122), g(124)]
$$

where,

$$
\mathrm{B}=[g(63), g(95), g(111), g(119), g(121), g(123), g(125): g(127)]^{-1}
$$

Finally, the generator matrix of the Hamming code is,

$$
G=\left[I ; P^{T}\right]
$$

and a 119-bit message,

$$
b=\left[b_{0}, b_{1}, \ldots, b_{118}\right]
$$

is encoded to the 128-bit code word.

$$
c=\left[c_{0}, c_{1}, \ldots, c_{127}\right]=b G
$$

## 11 DP-16QAM Symbol mapping and polarization distribution

Each 128 -bit code word is mapped to 16 DP-16QAM symbols ( $S$ ),

$$
S=\left[s_{0}, s_{1}, \ldots, s_{15}\right]
$$

where,

- $\left(c_{8 i}, c_{8 i+1}\right)$ maps to the in-phase (I) component of the X-pol of $s_{i}$
- $\left(c_{8 i+2}, c_{8 i+3}\right)$ maps to the quadrature-phase (Q) component of the X-pol of $s_{i}$
- $\left(c_{8 i+4}, c_{8 i+5}\right)$ maps to the I component of the $Y$-pol of $s_{i}$
- $\left(c_{8 i+6}, c_{8 i+7}\right)$ maps to the Q component of the Y -pol of $s_{i}$

In each signaling dimension, we define the following mapping from binary label to symbol amplitude:

$$
(0,0) \rightarrow-3,(0,1) \rightarrow-1,(1,1) \rightarrow+1,(1,0) \rightarrow+3
$$

This mapping is further detailed in Table 8 below:

| $\left(c_{8 i,}, c_{8 i+1}, c_{8 i+2,} c_{8 i+3}\right)$ or $\left(c_{8 i+4}, c_{8 i+5}, c_{8 i+6}, c_{8 i+7}\right)$ | I | Q |
| :--- | :--- | :--- |
| $(0,0,0,0)$ | -3 | -3 |
| $(0,0,0,1)$ | -3 | -1 |
| $(0,0,1,0)$ | -3 | 3 |
| $(0,0,1,1)$ | -3 | 1 |
| $(0,1,0,0)$ | -1 | -3 |
| $(0,1,0,1)$ | -1 | -1 |
| $(0,1,1,0)$ | -1 | 3 |
| $(0,1,1,1)$ | -1 | 1 |
| $(1,0,0,0)$ | 3 | -3 |
| $(1,0,0,1)$ | 3 | -1 |
| $(1,0,1,0)$ | 3 | 3 |
| $(1,0,1,1)$ | 3 | 1 |
| $(1,1,0,0)$ | 1 | -3 |
| $(1,1,0,1)$ | 1 | -1 |
| $(1,1,1,0)$ | 1 | 3 |
| $(1,1,1,1)$ | 1 | 1 |

Table 8: In-phase (I) and quadrature phase (Q) symbol amplitude

### 11.1 Interleaving DP-16QAM Symbols

The DP-16QAM symbols are time-interleaved, to de-correlate the noise between consecutively received symbols, as well as to uniformly distribute the symbols (mapped from a single Hamming code word) between pilot symbols.

Prior to Fame Alignment Word (FAW) and pilot insertion, each frame consists of $10976 \times 16$ DP-16QAM symbols. The symbol interleave performs an 8 -way interleaving of symbols from Hamming code words.

8-way interleaved


Hamming Codewords

-
-

Figure 33: Hamming code 8-way interleave

## 12 DSP framing

A DSP super-frame is defined as a set of 181888 symbols in each of the $X / Y$ polarization. A DSP sub-frame consists of 3712 symbols. A DSP super-frame thus consists of 49 DSP sub-frames.

Pilot symbols are inserted every 32 symbols, starting with the first symbol of each DSP super-frame. The first 11 symbols of the DSP sub-frame can also be used for training (e.g. frame acquisition). The first symbol of the Training Sequence (TS) is a Pilot Symbol (PS).

- Every DSP subframe has the same structure based on a fixed TS with the first symbol processed as a pilot.
- The TS includes 11 QPSK symbols for each polarization. The TS is different between $X$ and $Y$ polarizations
- The PS sequence includes $(1+115)$ QPSK symbols based on PRBS. The first TS symbol is also the first symbol of the PS sequence.


### 12.1 First DSP sub-Frame

The first DSP sub-frame of the super-frame includes a 22 symbol Frame Alignment Word (FAW) used to align to the 5 SC-FEC Frames. 76 additional symbols are reserved for future use/innovation.

The First DSP sub-frame includes:

- 22 symbols used as the Super Frame Alignment Word (FAW). The FAW is different between $X$ and Y polarizations.
- 76 symbols are reserved to be used for future proofing and for innovation. These symbols should be randomized to avoid strong tones. These symbols should be selected from 16QAM modulation.


Figure 34: First DSP sub-frame of super-frame

### 12.1.1 FAW Sequence

| Index | FAW X | FAW Y | Index | FAW X | FAW Y |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | $3-3 \mathrm{j}$ | $3+3 \mathrm{j}$ | $\mathbf{1 2}$ | $3-3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{2}$ | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | $\mathbf{1 3}$ | $-3-3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{3}$ | $3+3 \mathrm{j}$ | $-3-3 \mathrm{j}$ | $\mathbf{1 4}$ | $-3-3 \mathrm{j}$ | $3+3 \mathrm{j}$ |
| $\mathbf{4}$ | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | $\mathbf{1 5}$ | $-3+3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{5}$ | $3-3 \mathrm{j}$ | $3-3 \mathrm{j}$ | $\mathbf{1 6}$ | $3+3 \mathrm{j}$ | $3+3 \mathrm{j}$ |
| $\mathbf{6}$ | $3-3 \mathrm{j}$ | $3+3 \mathrm{j}$ | $\mathbf{1 7}$ | $-3-3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{7}$ | $-3-3 \mathrm{j}$ | $3-3 \mathrm{j}$ | $\mathbf{1 8}$ | $3-3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{8}$ | $3+3 \mathrm{j}$ | $3-3 \mathrm{j}$ | $\mathbf{1 9}$ | $-3+3 \mathrm{j}$ | $3-3 \mathrm{j}$ |
| $\mathbf{9}$ | $-3-3 \mathrm{j}$ | $-3-3 \mathrm{j}$ | $\mathbf{2 0}$ | $3+3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{1 0}$ | $-3+3 \mathrm{j}$ | $3-3 \mathrm{j}$ | $\mathbf{2 1}$ | $-3-3 \mathrm{j}$ | $3-3 \mathrm{j}$ |
| $\mathbf{1 1}$ | $-3+3 \mathrm{j}$ | $3+3 \mathrm{j}$ | $\mathbf{2 2}$ | $-3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |

Table 9: FAW sequence
12.2 Subsequent DSP sub-frames.

Each subsequent DSP sub-frame after the first includes an 11 symbol TS, the first symbol of which is a PS.


Figure 35: DSP sub-frames 2-49 of the DSP super-frame

### 12.2.1 Training Sequence

The TS is defined by the following table:

| Index | Training X | Training Y |
| :--- | :--- | :--- |
| $\mathbf{1}^{*}$ | $-3+3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{2}$ | $3+3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{3}$ | $-3+3 \mathrm{j}$ | $3-3 \mathrm{j}$ |
| $\mathbf{4}$ | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{5}$ | $-3-3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{6}$ | $3+3 \mathrm{j}$ | $3+3 \mathrm{j}$ |
| $\mathbf{7}$ | $-3-3 \mathrm{j}$ | $-3-3 \mathrm{j}$ |
| $\mathbf{8}$ | $-3-3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| $\mathbf{9}$ | $3+3 \mathrm{j}$ | $3-3 \mathrm{j}$ |
| $\mathbf{1 0}$ | $3-3 \mathrm{j}$ | $3+3 \mathrm{j}$ |
| $\mathbf{1 1}$ | $3-3 \mathrm{j}$ | $3-3 \mathrm{j}$ |

Table 10: Training symbol sequence
*The first symbol of the TS is processed as a pilot

### 12.3 Pilot Sequence

Training symbols and pilot symbols shall be set at the outer 4 points of the 16QAM constellation. See Figure 36.

The PS is a fixed PRBS10 sequence mapped to QPSK with different seed values for X/Y.

- Seeds are selected so that the pilot and training sequence combined are DC balanced
- Seeds are selected so that the first symbol in the training sequence is also the first symbol in the pilot sequence
- The seed is reset at the start of every DSP sub-frame


Figure 36: QPSK mapped Pilot Sequence

Table 11 shows the pilot generator polynomial and seed values.

| Generator polynomial | Seed $X$ | Seed $Y$ |
| :--- | :--- | :--- |
| $\boldsymbol{x}^{\mathbf{1 0}}+\boldsymbol{x}^{\mathbf{8}}+\boldsymbol{x}^{\mathbf{4}}+\boldsymbol{x}^{\mathbf{3}}+\mathbf{1}$ | 0x19E | 0x0D0 |

Table 11: Pilot polynomial and seed

Figure 37 shows the sequencing.


Figure 37: Pilot seed and sequence

The complete table is shown below:

| Index | Pilot X | Pilot Y | Index | Pilot X | Pilot Y | Index | Pilot X | Pilot Y | Index | Pilot X | Pilot Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $-3+3 \mathrm{j}$ | -3-3j | 30 | 3-3j | 3-3j | 59 | 3-3j | 3-3j | 88 | 3-3j | -3+3j |
| 2 | $3+3 \mathrm{j}$ | -3-3j | 31 | -3-3j | -3+3j | 60 | $3+3 \mathrm{j}$ | -3+3j | 89 | -3-3j | -3+3j |
| 3 | 3-3j | 3-3j | 32 | $3+3 \mathrm{j}$ | -3-3j | 61 | 3-3j | 3+3j | 90 | 3-3j | 3-3j |
| 4 | $-3+3 \mathrm{j}$ | 3+3j | 33 | $-3+3 \mathrm{j}$ | 3-3j | 62 | -3-3j | -3-3j | 91 | 3-3j | 3+3j |
| 5 | 3-3j | -3-3j | 34 | $-3+3 \mathrm{j}$ | -3-3j | 63 | 3-3j | 3+3j | 92 | $-3+3 \mathrm{j}$ | 3-3j |
| 6 | 3-3j | 3+3j | 35 | $-3+3 \mathrm{j}$ | -3-3j | 64 | $-3+3 \mathrm{j}$ | -3+3j | 93 | -3-3j | 3-3j |
| 7 | -3-3j | $-3+3 \mathrm{j}$ | 36 | 3-3j | 3-3j | 65 | 3-3j | 3-3j | 94 | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| 8 | 3+3j | $-3+3 \mathrm{j}$ | 37 | 3-3j | 3-3j | 66 | $3+3 \mathrm{j}$ | 3+3j | 95 | -3-3j | 3-3j |
| 9 | $-3+3 \mathrm{j}$ | -3-3j | 38 | -3-3j | -3-3j | 67 | 3-3j | -3-3j | 96 | -3-3j | 3-3j |
| 10 | $3+3 \mathrm{j}$ | $3+3 \mathrm{j}$ | 39 | $-3-3 \mathrm{j}$ | 3+3j | 68 | $-3+3 \mathrm{j}$ | 3-3j | 97 | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| 11 | $3+3 \mathrm{j}$ | 3+3j | 40 | 3-3j | -3-3j | 69 | 3-3j | $-3+3 j$ | 98 | $-3+3 \mathrm{j}$ | 3-3j |
| 12 | $-3-3 \mathrm{j}$ | -3-3j | 41 | -3-3j | 3-3j | 70 | $-3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | 99 | 3-3j | -3-3j |
| 13 | $3+3 \mathrm{j}$ | 3+3j | 42 | 3-3j | 3-3j | 71 | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | 100 | $-3-3 \mathrm{j}$ | 3+3j |
| 14 | 3-3j | 3+3j | 43 | $-3+3 \mathrm{j}$ | -3-3j | 72 | -3-3j | -3-3j | 101 | $3+3 \mathrm{j}$ | -3-3j |
| 15 | $3+3 \mathrm{j}$ | 3-3j | 44 | $-3+3 \mathrm{j}$ | -3-3j | 73 | -3-3j | -3+3j | 102 | $-3+3 \mathrm{j}$ | -3+3j |
| 16 | 3-3j | 3+3j | 45 | -3-3j | 3+3j | 74 | 3-3j | 3+3j | 103 | -3-3j | $-3+3 \mathrm{j}$ |
| 17 | $3+3 \mathrm{j}$ | 3+3j | 46 | $-3+3 \mathrm{j}$ | -3+3j | 75 | $-3+3 \mathrm{j}$ | -3-3j | 104 | $-3-3 \mathrm{j}$ | 3+3j |
| 18 | 3-3j | -3+3j | 47 | -3-3j | 3+3j | 76 | 3-3j | -3-3j | 105 | $3+3 \mathrm{j}$ | -3+3j |
| 19 | $-3+3 \mathrm{j}$ | -3-3j | 48 | $3+3 \mathrm{j}$ | -3+3j | 77 | $-3+3 \mathrm{j}$ | -3-3j | 106 | 3-3j | 3-3j |
| 20 | -3-3j | 3-3j | 49 | $3+3 \mathrm{j}$ | 3-3j | 78 | -3-3j | 3+3j | 107 | $3+3 \mathrm{j}$ | 3+3j |
| 21 | $3+3 \mathrm{j}$ | 3-3j | 50 | $-3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | 79 | $3+3 \mathrm{j}$ | -3-3j | 108 | $-3+3 \mathrm{j}$ | -3+3j |
| 22 | $-3+3 \mathrm{j}$ | 3+3j | 51 | 3-3j | 3+3j | 80 | $3+3 \mathrm{j}$ | -3-3j | 109 | -3-3j | 3+3j |
| 23 | $-3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | 52 | 3-3j | $-3+3 \mathrm{j}$ | 81 | $3+3 \mathrm{j}$ | 3-3j | 110 | $-3+3 \mathrm{j}$ | -3-3j |
| 24 | 3-3j | 3-3j | 53 | 3-3j | -3+3j | 82 | -3-3j | -3-3j | 111 | -3-3j | $-3+3 j$ |
| 25 | $-3+3 \mathrm{j}$ | 3-3j | 54 | -3-3j | 3+3j | 83 | -3-3j | 3+3j | 112 | $-3+3 \mathrm{j}$ | 3-3j |
| 26 | $-3+3 \mathrm{j}$ | 3+3j | 55 | 3-3j | -3+3j | 84 | $3+3 \mathrm{j}$ | -3-3j | 113 | $-3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ |
| 27 | $-3+3 \mathrm{j}$ | $-3+3 j$ | 56 | $3+3 \mathrm{j}$ | $-3+3 \mathrm{j}$ | 85 | 3-3j | -3-3j | 114 | $3+3 \mathrm{j}$ | 3+3j |
| 28 | $-3+3 \mathrm{j}$ | 3+3j | 57 | $-3+3 \mathrm{j}$ | -3-3j | 86 | $-3+3 \mathrm{j}$ | -3-3j | 115 | $3+3 \mathrm{j}$ | 3-3j |
| 29 | -3-3j | 3+3j | 58 | -3-3j | 3-3j | 87 | $3+3 j$ | 3-3j | 116 | -3-3j | 3-3j |

Table 12: Pilot Sequence

### 12.4 Channel Mappings

$X$ and $Y$ indicate a pair of mutually orthogonal polarizations of any orientation and $I$ and $Q$ are mutually orthogonal phase channels in each polarization. The four data path channels are therefore labeled $\mathrm{XI}, \mathrm{XQ}$, YI , and YQ .

All coherent channel mappings provided in Table 13 are allowed for the Tx signal. The Rx should work in all cases because the Rx can unambiguously identify the signals polarization and phase, based on the FAW.

The Tx mapping is specified in Table 13 by two designations: [X:Y ; I,Q], where a ":" is used to separate $X$ \& $\mathrm{Y}, \mathrm{a}$ "," is used to separate I \& Q .

Table 13 does not allow interleaving of the channels by polarization since this would add a non-essential level of complexity to the Rx digital processing.

| Mapping | $X: Y$ | I,Q | Notes |
| :---: | :---: | :---: | :---: |
| [0,x] | X:Y |  | Pol. cannot be interleaved |
| [1,x] | Y:X |  |  |
| [ $\mathrm{x}, 0]$ |  | I,Q:I,Q | Same across Pol. |
| [ $\mathrm{x}, 1]$ |  | Q,l:Q, |  |
| [ $\mathrm{x}, 2$ ] |  | I,Q:Q, | Flip across Pol. |
| [ $\mathrm{x}, 3$ ] |  | Q, $1: 1, \mathrm{Q}$ |  |

Table 13: Channel mappings

### 12.5 Frame Expansion Rate

The 400ZR optical signal is DP-16QAM with a symbol rate of 59.843750000 Gbaud (478.750 Gbps) per polarization. Figure 38 and Table 14 provide details on expansion for each functional block.


Figure 38: 400ZR expansion rates

Table 14 details the bit level expansion.


Table 14: 400ZR expansion rate table
OIF-400ZR-01.0

## 13 Optical Specifications

The 400ZR optical parameters are organized by Application Code (defined in Table 15) for Tx, Rx, and the Optical Channel (black link).

| Ref. | Application Description | Minimum Reach | Application Code - Name |
| :---: | :--- | :--- | :--- |
| 13.0 .100 | 120 km or less, amplified, point- <br> to-point, DWDM noise limited <br> links. | 80 km | $\boldsymbol{0 x 0 1}-400 \mathrm{ZR}$, DWDM amplified |
| 13.0 .110 | Unamplified, single wavelength, <br> loss limited links. | 11 dB loss budget minus <br> link impairments | $\mathbf{0 x 0 2}-400 \mathrm{ZR}$, Single wavelength, <br> Unamplified |

Table 15: 400ZR application codes
Note: All specifications are defined after calibration and compensation, at EOL over temperature and wavelength. All specifications are based on default grid spacing (defined in 13.1.110).
Bold italicized items found in tables indicate a reference to a Coherent Management Interface Spec[1] (CMIS) defined function, state, or status condition.

### 13.1 400ZR, DWDM amplified - Application Code (0x01):

This section defines the optical parameters for the DWDM amplified application code ( $\mathbf{0 x 0 1}$ ).

### 13.1.1 Optical channel specifications - Black Link

| Ref. | Parameter | Default | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.100 | Channel frequency | 193.7 | 191.3 | 196.1 | THz |  |
| 13.1.110 | Channel spacing ${ }^{+}$ |  | 100 |  | GHz | See Section 15.1 |
| 13.1.111 <br> (optional) |  |  | 75 |  | GHz | See Section 15.2 |
| 13.1.112 <br> (optional) |  |  | 75 |  | GHz | See Section 15.3 |
| 13.1.120 | Post FEC BER |  |  | $10^{-15}$ |  | Pre-FEC BER 1.25E-2 or lower. |
| 13.1.130 | Fiber type | G. 652 |  |  |  | Single mode fiber. Specified for link budgeting purposes only. |
| 13.1.140 | Target reach |  | 80 | - | km | Amplified Link - Noise limited |


| Ref. | Parameter | Default | Min | Max | Unit | Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 16: Optical channel specifications
${ }^{\dagger}$ For channel spacing of 100 GHz on a fiber, the allowed channel frequencies (in THz) are defined by $193.1+n \times 0.1$ where $n$ is a positive or negative integer including 0 . For 400ZR modules, $n=30$ to -17 in steps of 1 . The specified 48 $\times 100 \mathrm{GHz}$ DWDM application channels are as defined in Section 15.1.
${ }^{\dagger}$ For channel spacing of 75 GHz or more on a fiber, the allowed channel frequencies (in THz) are defined by $193.1+$ $3 n \times 0.025$ where $n$ is a positive or negative integer including 0 . For 400ZR modules, $3 n=120$ to -69 . The reference $64 \times 75 \mathrm{GHz}$ DWDM application channels are as defined in Section 15.2.
${ }^{\dagger}$ For the flexible DWDM grid, the allowed frequency slots have a nominal central frequency (in THz) defined by 193.1 $+n \times 0.00625$ where $n$ is a positive or negative integer including 0 and 0.00625 is the nominal central frequency granularity in THz . Slot width is defined by $12.5 \times m$ where $m$ is a positive integer and 12.5 is the slot width granularity in GHz . Any combination of frequency slots is allowed if no two frequency slots overlap. Example 100 GHz and 75 GHz DWDM applications with offset grid channels are defined in Section 15.3.

### 13.1.2 Transmitter Optical Specifications

Note: All Tx optical specifications are based on default grid spacing of 100GHz (see 13.1.110). For this grid spacing no Tx shaping is required. If optical shaping is applied on Tx (e.g. for operation at other grid settings) a matched Rx equalizer setting must also be applied on Rx or additional OSNR penalty may be incurred.

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.200 | Laser frequency accuracy | -1.8 | 1.8 | GHz | Offset from channel frequency set point. The receiver LO has the same frequency accuracy. |
| 13.1.201 | Tx Spectral Excursion |  | 32 | GHz |  <br> (See definition 13.3.2) <br> Measured between the nominal central frequency of the channel and the -3.0 dB points of the transmitter spectrum furthest from the nominal central frequency measured at point Ss. <br> Includes Laser frequency accuracy (13.1.200) error value from nominal center frequency. |





| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.213c |  |  |  |  | rms random jitter: |
|  | Tx clock phase noise (PN): <br> Maximum <br> total <br> integrated <br> RMS phase <br> jitter between <br> 1 MHz and <br> 200 MHz |  | 250 | fs | $\sigma_{r j}=\frac{1}{2 \pi f_{c}} \sqrt{2 \cdot \int_{f_{1}}^{f_{2}} 10^{\frac{L(f)}{10}} d f}$ |
|  |  |  |  |  | rms periodic jitter (spurs): |
|  |  |  |  |  | $\sigma_{p j, i}=\frac{1}{\sqrt{2} \pi f_{c}} \cdot 10^{\frac{s_{i}}{20}}$ |
|  |  |  |  |  | where, |
|  |  |  |  |  | $\mathrm{f}_{1}=1 \mathrm{MHz}$, |
|  |  |  |  |  | $\mathrm{f}_{2}=200 \mathrm{MHz}$, |
|  |  |  |  |  | $\mathrm{f}_{\mathrm{c}}=\frac{f_{\text {baud }}}{128}=467.53 \mathrm{MHz}$ |
|  |  |  |  |  | $\mathcal{L}(\mathrm{f})=$ phase noise ( PN ) , |
|  |  |  |  |  | $s_{i}=$ individual spur in [dBc] |
|  |  |  |  |  | rms total jitter: |
|  |  |  |  |  | $\sigma_{t j}=\sqrt{\sigma_{r j}^{2}+\sum_{i=1}^{N} \sigma_{p j, i}^{2}}$ |
|  |  |  |  |  | where, |
|  |  |  |  |  | $\mathrm{N}=$ total number of spurs. |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.215 | Minimum <br> Excess <br> Bandwidth ${ }^{1}$ <br> (See Mask) | 12.5 |  | \% | The baseband Tx spectral shape in this excess bandwidth shall meet or exceed the following conditions: <br> The magnitude of the spectrum in the frequency range: $\frac{1}{2 T} \leq f \leq \frac{9}{16 T}$ <br> shall meet $\begin{aligned} &\|H(f)\| \geq H(0) \sqrt{\frac{1}{2}\left\{1+\cos \left[8 \pi T\left(\left(\frac{8}{15 T}\right)-\frac{7}{16 T}\right)\right]\right\}}, \\ & \frac{1}{2 T} \leq\|f\| \leq \frac{8}{15 T} \\ &\|H(f)\| \geq H(0) \sqrt{\frac{1}{2}\left\{1+\cos \left[8 \pi T\left(\|f\|-\frac{7}{16 T}\right)\right]\right\},} \\ & \frac{8}{15 T} \leq\|f\| \leq \frac{9}{16 T} \end{aligned}$ <br> where T denotes the symbol period of the signal. |
| 13.1.220 | Allowable output signal power window | -10 | -6 | dBm | Measured at optical connector. |
| 13.1.221 | Total output power with Tx disabled |  | -20 | dBm | Tx Disable == false |
| 13.1.222 | Total output power during wavelength switching |  | -20 | dBm | Applicable to modules with tunable optics. |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.230 | $\begin{aligned} & \text { Inband (IB) } \\ & \text { OSNR } \end{aligned}$ | 34 |  | dB/0.1nm | Inband OSNR is defined within the bandwidth of the Tx spectral excursion given in (13.1.201) <br> The IB OSNR is referenced to an optical bandwidth of $0.1 \mathrm{~nm} @ 193.7 \mathrm{THz}$ or 12.5 GHz. |
| 13.1.231 | Out-of-band (OOB) OSNR | 23 |  | $\mathrm{dB} / 0.1 \mathrm{~nm}$ | Channel total power over peak noise power in the whole frequency range measured with 0.1 nm resolution bandwidth. <br> The OOB OSNR is referenced to an optical bandwidth of $0.1 \mathrm{~nm} @ 193.7$ THz or 12.5 GHz . |
| 13.1.240 | Transmitter reflectance |  | -20 | dB | Looking into the Tx |
| 13.1.241 | Transmitter back reflection tolerance |  | -24 | dB | Light reflected relative to Tx output power back to transmitter while still meeting Tx optical performance requirements. |
| 13.1.250 | Transmitter polarization dependent power |  | 1.5 | dB | Power difference between $X$ and $Y$ polarization. |
| 13.1.260 | X-Y Skew |  | 5 | ps |  |
| 13.1.270a | DC I-Q offset (mean per polarization) |  | -26 | dB | $\begin{aligned} & P_{\text {excess }}=\frac{I_{\text {mean }}^{2}+Q_{\text {mean }}^{2}}{P_{\text {Signal }}} \\ & I Q_{\text {offset }}=10 \log _{10}\left(P_{\text {excess }}\right) \end{aligned}$ |
| 13.1.270b | I-Q instantaneous offset |  | -20 | dB | Same formula definition as 13.1.270a, however, any averaging period shall be $\leq$ 1us to be consistent with the timescales of Rx DSP operations. Specification applies at any point in time. Allows for modulator bias controls/errors. |
| 13.1.271 | Mean I-Q amplitude imbalance |  | 1 | dB |  |
| 13.1.272 | I-Q phase imbalance | -5 | +5 | degrees |  |
| 13.1.273 | I-Q Skew |  | 0.75 | ps |  |

Table 17: Tx optical specifications
${ }^{1}$ The minimum excess bandwidth is specified to guarantee multi-vendor clock recovery interoperability. It is required because the Tx spectrum mask is not defined by this IA. For operation on a 75 GHz grid this specification will be modified or removed and replaced by a Tx spectrum mask.

### 13.1.3 Receiver Optical Specifications

The receiver optical tolerance specifications include margin for Tx and line impairments.
Note: All Rx optical specifications are based on default grid spacing of 100 GHz (see 13.1.110). When operating at other grid settings additional compensation may be required or additional penalties may be incurred.

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :--- | :--- | :---: | :---: | :---: | :--- |
| 13.1 .300 | Frequency <br> offset <br> between <br> received <br> carrier and LO | -3.6 | +3.6 | GHz | Acquisition Range. |
| 13.1 .310 | Input power <br> range | -12 | 0 | dBm | Signal power of the channel at the <br> OSNR performance defined in <br> $(13.1 .330)$. |
| 13.1 .320 | Input <br> sensitivity | -12 |  | dBm | Input power needed to achieve post <br> FEC BER per (13.1.120) when OSNR <br> Tolerance > (13.1.330). |
| 13.1 .330 | OSNR <br> Tolerance | 26 | $\mathrm{~dB} / 0.1 \mathrm{~nm}$ | At C-FEC threshold (ref. Section 10). <br> See Definition in Section 13.3.2 <br> The OSNR tolerance is referenced to <br> an optical bandwidth of 0.1nm @ <br> 193.7 THz or 12.5 GHz. |  |
| 13.1 .340 | Optical return <br> loss | 20 |  | dB | Optical reflectance at Rx connector <br> input. |
| 13.1 .341 | CD Tolerance | 2400 |  | $\mathrm{ps} / \mathrm{nm}$ | Tolerance to Chromatic Dispersion. |
| 13.1 .342 | Optical path <br> OSNR penalty <br> tolerance |  | 0.5 | dB | OSNR penalty tolerance over <br> $(13.1 .330)$ due to interferometric <br> crosstalk (13.1.181) and chromatic <br> dispersion (13.1.160). |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.350 | PMD <br> tolerance <br> (DGD, <br> SOPMD) | 10 |  | ps | Tolerance to PMD with $\leq 0.5 \mathrm{~dB}$ penalty to OSNR sensitivity (13.1.330). when change in SP is $\leq 1 \mathrm{rad} / \mathrm{ms}$. 10 ps of average PMD (DGD, SOPMD) corresponds to: <br> - 33 ps of DGDmax when $\text { SOPMD = } 0 \mathrm{ps}^{2} \text {. }$ <br> - $272 \mathrm{ps}^{2}$ of SOPMD when DGD $=23.3 \mathrm{ps}$. <br> Due to the statistical nature of PMD the DGDmax to DGDmean Ratio is calculated at $3.3\left(4.1 \times 10^{-6}\right.$ probability that DGDmean being greater than DGDmax). |
| 13.1.351 | Peak PDL tolerance | 3.5 | - | dB | Tolerance to peak PDL with $\leq 1.3 \mathrm{~dB}$ penalty to OSNR sensitivity (13.1.330) when change in SOP is <=1 rad $/ \mathrm{ms}$. Test configuration - PDL emulator applied before noise loading. |
| 13.1.352 | Tolerance to change in SOP | 50 | - | krad/s | Tolerance to change in SOP with $\leq 0.5$ dB additional OSNR penalty over all PMD and PDL values defined in (13.1.350) and (13.1.351). |
| 13.1.353 | Optical input power transient tolerance | +/-2 | - | dB | Tolerance to change in input power with $\leq 0.5 \mathrm{~dB}$ penalty to OSNR sensitivity (13.1.330). <br> When transient received power is within range defined by input power range (13.1.310). <br> Rise/fall times of power change defined by $20-80 \%$ of 50 us or slower. |

Table 18: Rx optical specifications
${ }^{1}$ Italicized items indicate a reference to a Coherent Management Interface Spec [1] (CMIS) defined function, state, or status condition.

### 13.1.4 Module Requirements Tx - (Informative)

The following specifications provide guidance for modules based on the 400ZR IA.

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.400 | Transmitter laser disable time |  | 100 | ms | The maximum transmitter turn-off time from any condition that results in Tx_Disable==true to reach the Tx output power given by (13.1.221). <br> Rx shall remain locked and thus LO must remain enabled. |
| 13.1.410 | Transmitter turn-up time from warm start |  | 180 | s | The maximum time from ModuleLowPwr to DataPathActivated state. |
| 13.1.411 | Transmitter turn-up time from cold start |  | 200 | s | The maximum time from deassertion of ResetS == false to DataPathActivated state while LoPwrS == false. |
| 13.1.420 | Transmitter wavelength switching time |  | 180 | s | The maximum time to change wavelengths including turnup time. <br> Applicable to modules with tunable optics. |
| 13.1.430 | Output power monitor Accuracy | -2.0 | 2.0 | dB | Total output power measurement including all ASE contribution. Measurement accuracy does not contribute to allowable output power signal window. |

Table 19: 400ZR module - Tx specifications

### 13.1.5 Module Requirements Rx - (Informative)

The following specifications provide guidance for modules based on the 400ZR IA.

| Ref. | Parameter | Default | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13.1.510 | Receiver turn-up time from warm start |  |  | 10 | s | Upon Rx_LOS de-assert, Receiver has been turned up previously. |
| 13.1.511 | Receiver turn-up time from cold start |  |  | 200 | s | From module reset, with valid optical input signal present. |
| 13.1.530 | Input total power monitor - Accuracy |  | -4.0 | 4.0 | dB | Over the superset of input power range (13.1.310), receiver sensitivity 13.1.320) and the optical Rx_LOS Assert threshold range (13.1.532 assuming Min accuracy i.e. Real input total power range of 0 dBm to -14 dBm at the default Optical Rx_LOS Assert Threshold. |
| 13.1.531 | Input Channel power monitor - Accuracy |  | -4.0 | 4.0 | dB | The module reports the channel power as received by the module. |
| 13.1.532 | Optical Rx_LOS Assert Threshold ${ }^{+}$ | -18 | -20 | -16 | dBm | Channel Power. |
| 13.1.533 | Optical Rx_LOS Hysteresis |  | 1.0 | 2.5 | dBm | Rx_LOS cleared. |

Table 20: 400ZR module - Rx specifications
${ }^{+}$If a module supports both amplified and unamplified use cases, Optical Rx_LOS thresholds must be programmable to support different ranges for each application.
13.2 400ZR, Single wavelength, Unamplified - Application Code (0×02):

This section defines the optical parameters for application code $\mathbf{0 x 0 2}$.
13.2.1 Optical channel specifications

| Ref. | Parameter | Default | Min | Max | Unit | Conditions/Comments |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| 13.2 .100 | Channel frequency | 193.7 |  |  | THz |  |
| 13.2 .120 | Post FEC BER |  |  | $10^{-15}$ |  | Pre-FEC BER 1.25E-2 or <br> lower. |
| 13.2 .130 | Fiber type | G.652 |  |  |  | Single mode fiber. |
| 13.2 .160 | Chromatic <br> Dispersion |  | 0 | 1200 | $\mathrm{ps} / \mathrm{nm}$ | Frequency dependent <br> change in phase <br> velocity due to fiber |
| 13.2 .161 | Optical Return <br> Loss at S |  |  | 24 | dB | (See definition 13.3.5) |
| 13.2 .162 | Discrete <br> Reflectance <br> between S $\mathrm{S}_{\mathrm{s}}$ and $\mathrm{R}_{\mathrm{s}}$ |  |  | -27 | dB | (See definition 13.3.6) |
| 13.2 .170 | Maximum <br> Instantaneous <br> Differential Group <br> Delay (DGD) |  | 16 | ps | (See definition 13.3.7) |  |
| 13.2.172 | Polarization <br> Rotation Speed |  |  | 50 | $\mathrm{krad} / \mathrm{s}$ | (See definition 13.3.9) |

Table 21: Optical channel specifications

### 13.2.2 Transmitter Optical Specifications

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.200 | Laser frequency accuracy | -1.8 | 1.8 | GHz | Offset from channel frequency set point. The receiver LO has the same frequency accuracy |  |
| 13.2.210 | Laser frequency noise |  | See <br> Mask |  |  <br> Mask does not apply to spurs. <br> Measurement Resolution BW shall be between $10^{-1}$ and $10^{-6}$ of the frequency of interest. <br> High frequency component of the phase noise ( 100 MHz and above) is consistent with a 1 MHz laser line width. The receiver LO has the same linewidth. |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| 13.2.212 | Laser RIN |  | -145 | $\mathrm{dBc} / \mathrm{Hz}$ | $0.2 \mathrm{GHz} \leq f \leq 10 \mathrm{GHz}-\mathrm{Avg}$ |  |
|  |  |  | -140 |  | $0.2 \mathrm{GHz} \leq f \leq 10 \mathrm{GHz}$ - Peak |  |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.213a | Tx clock phase noise (PN): <br> Maximum <br> PN mask for low frequency PN |  | See mask | $\mathrm{dBc} / \mathrm{Hz}$ | Phase Noise Mask @ 467.53 MHz |
|  |  |  |  |  |  |
|  |  |  |  |  | 100. |
|  |  |  |  |  | $\square^{\text {¹0 }}$ |
|  |  |  |  |  |  |
|  |  |  |  |  | -40 |
|  |  |  |  |  |  |
|  |  |  |  |  | PN [dBc/Hz] $\quad$ Frequency [ Hz ] |
|  |  |  |  |  | -100 1.00E+04 |
|  |  |  |  |  | -120 1.00E+05 |
|  |  |  |  |  | -130 1.00E+06 |
|  |  |  |  |  | -140 1.00E+07 |
|  |  |  |  |  | Phase noise, $\mathcal{L}(f)$, |
|  |  |  |  |  | $\mathrm{f}_{\mathrm{c}}=\frac{\mathrm{f}_{\text {baud }}}{128}=\sim 467.53 \mathrm{MHz}$ |
|  |  |  |  |  | Mask does not apply to spurs, broadband phase noise only. Spurs are considered separately as per 13.2.213b and 13.2.213c |



| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.213c | Tx clock phase noise <br> (PN): <br> Maximum total integrated RMS phase jitter between 1 MHz and 200 MHz |  | 250 | fs | rms random jitter: $\sigma_{r j}=\frac{1}{2 \pi f_{c}} \sqrt{2 \cdot \int_{f_{1}}^{f_{2}} 10^{\frac{L(f)}{10}} d f}$ <br> rms periodic jitter (spurs): $\sigma_{p j, i}=\frac{1}{\sqrt{2} \pi f_{c}} \cdot 10^{\frac{s_{i}}{20}}$ <br> where, $\begin{aligned} & \mathrm{f}_{1}=1 \mathrm{MHz}, \\ & \mathrm{f}_{2}=200 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{c}}=\frac{f_{\text {baud }}}{128}=467.53 \mathrm{MHz} \end{aligned}$ <br> $\mathcal{L}(\mathrm{f})=$ phase noise ( PN ), $s_{i}=$ individual spur in [dBc] <br> rms total jitter: $\sigma_{t j}=\sqrt{\sigma_{r j}^{2}+\sum_{i=1}^{N} \sigma_{p j, i}^{2}}$ <br> where, $\mathrm{N}=\text { total number of spurs. }$ |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.215 | Minimum <br> Excess <br> Bandwidth ${ }^{1}$ <br> (See Mask) | 12.5 |  | \% | The baseband Tx spectral shape in this excess bandwidth shall meet or exceed the following conditions: <br> The magnitude of the spectrum in the frequency range: $\frac{1}{2 T} \leq f \leq \frac{9}{16 T}$ <br> shall meet $\begin{aligned} &\|H(f)\| \geq H(0) \sqrt{\frac{1}{2}\left\{1+\cos \left[8 \pi T\left(\left(\frac{8}{15 T}\right)-\frac{7}{16 T}\right)\right]\right\}}, \\ & \frac{1}{2 T} \leq\|f\| \leq \frac{8}{15 T} \\ &\|H(f)\| \geq H(0) \sqrt{\frac{1}{2}\left\{1+\cos \left[8 \pi T\left(\|f\|-\frac{7}{16 T}\right)\right]\right\}} \\ & \frac{8}{15 T} \leq\|f\| \leq \frac{9}{16 T} \end{aligned}$ <br> where T denotes the symbol period of the signal. |
| 13.2.220 | Allowable output signal power window | -9 | 0 | dBm | Measured at optical connector. |
| 13.2.221 | Total output power with Tx disabled |  | -20 | dBm | Tx Disable == false |
| 13.2.230 | Inband (IB) OSNR | 34 |  | $\begin{gathered} \mathrm{dB} / 0.1 \mathrm{n} \\ \mathrm{~m} \end{gathered}$ | The 0.1 nm bandwidth for the IB OSNR refers to 193.7 THz or 12.5 GHz optical bandwidth. |
| 13.2.240 | Transmitter reflectance |  | -20 | dB | Looking into the Tx |


| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.241 | Transmitter back reflection tolerance |  | -24 | dB | Light reflected relative to Tx output power to transmitter while still meeting Tx optical performance requirements. |
| 13.2.250 | Transmitter polarization dependent power |  | 1.5 | dB | Power difference between $X$ and $Y$ polarization. |
| 13.2.260 | X-Y Skew |  | 5 | ps |  |
| 13.2.270a | DC I-Q offset (mean per polarization) |  | -26 | dB | $\begin{aligned} & P_{\text {excess }}=\frac{I_{\text {mean }}^{2}+Q_{\text {mean }}^{2}}{P_{\text {Signal }}} \\ & I Q_{\text {offset }}=10 \log _{10}\left(P_{\text {excess }}\right) \end{aligned}$ |
| 13.2.270b | $\mathrm{I}-\mathrm{Q}$ <br> instantaneou s offset |  | -20 | dB | Same formula definition as 13.2.270a, however, any averaging period shall be < 1 us to be consistent with the timescales of Rx DSP operations. Specification applies at any point in time. Allows for modulator bias controls/errors. |
| 13.2.271 | $\mathrm{I}-\mathrm{Q}$ <br> amplitude imbalance |  | 1 | dB |  |
| 13.2.272 | I-Q phase imbalance | -5 | +5 | degrees |  |
| 13.2.273 | I-Q Skew |  | 0.75 | ps |  |

Table 22: Tx Optical specifications
${ }^{1}$ The minimum excess bandwidth is specified to guarantee multi-vendor clock recovery interoperability. It is required because the Tx spectrum mask is not defined by this IA.

### 13.2.3 Receiver Optical Specifications

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.300 | Frequency offset between received carrier and LO | -3.6 | +3.6 | GHz | Acquisition Range. |
| 13.2.310 | Input power range | -20 | 0 | dBm | Signal power of the channel. |
| 13.2.320 | Input sensitivity | -20 |  | dBm | Input power needed to achieve post FEC BER per (13.2.120) when Inband (IB) OSNR $\geq$ (13.2.230). |
| 13.2.340 | Optical return loss | 20 |  | dB | Optical reflectance at connector input. |
| 13.2.341 | CD Tolerance | 1200 |  | ps/nm | Tolerance to Chromatic Dispersion. |
| 13.2.342 | Optical path power penalty |  | 0.5 | dB | Rx Sensitivity penalty over (13.2.320) due to reflections and the combined effects of dispersion (13.2.341). |
| 13.2.350 | Average PMD (DGD, SOPMD) tolerance | 7 | - | ps | Tolerance to PMD with $\leq 0.5 \mathrm{~dB}$ Rx sensitivity penalty (13.2.320) when change in SOP is $\leq=1 \mathrm{rad} / \mathrm{ms}$. <br> 7 ps of average PMD (DGD, SOPMD) corresponds to: <br> - 23 ps of DGDmax when SOPMD $=0 \mathrm{ps}^{2}$. <br> - $132 \mathrm{ps}^{2}$ of SOPMD when DGD $=16.3 \mathrm{ps}$. <br> Due to the statistical nature of PMD the DGDmax to DGDmean Ratio is calculated at $3.3\left(4.1 \times 10^{-6}\right.$ probability that DGDmean being greater than DGDmax). |
| 13.2.351 | Peak PDL tolerance | 1.5 | - | dB | Tolerance to change in peak PDL with $\leq$ 0.4 dB Rx sensitivity penalty (13.2.320) when change in SOP is $<=1 \mathrm{rad} / \mathrm{ms}$. |
| 13.2.352 | Tolerance to change in SOP | 50 | - | krad/s | Tolerance to change in SOP with $\leq 0.3$ dB additional power penalty over all PMD and PDL values defined in (13.2.350) and (13.2.351). |

Table 23: Rx Optical specifications

### 13.2.4 Module Requirements Tx - (Informative)

The following specifications provide guidance for modules based on the 400ZR IA.

| Ref. | Parameter | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.400 | Transmitter laser disable time |  | 100 | ms | The maximum transmitter turn-off time from any condition that results in Tx_Disable==true to reach the Tx output power given by (13.2.221). <br> Rx shall remain locked and thus LO must remain enabled. |
| 13.2.410 | Transmitter turn-up time from warm start |  | 180 | s | The maximum time from ModuleLowPwr to DataPathActivated state. |
| 13.2.411 | Transmitter turn-up time from cold start |  | 200 | s | The maximum time from deassertion of ResetS == false to DataPathActivated state while LoPwrS == false. |
| 13.2.430 | Output power monitor Accuracy | -2.0 | 2.0 | dB | Total output power measurement including all ASE contribution. Measurement accuracy does not contribute to allowable output power signal window. |

Table 24: 400ZR module - Tx specifications

### 13.2.5 Module Requirements Rx - (Informative)

The following specifications provide guidance for modules based on the 400ZR IA.

| Ref. | Parameter | Default | Min | Max | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13.2.510 | Receiver turn-up time from warm start |  |  | 10 | s | Upon Rx_LOS de-assert, Receiver has been turned up previously. |
| 13.2.511 | Receiver turn-up time from cold start |  |  | 200 | s | From module reset, with valid optical input signal present. |
| 13.2.531 | Input Channel or <br> Total power <br> monitor - <br> Accuracy |  | -4.0 | 4.0 | dB | Over the superset of input power range (13.2.310), receiver sensitivity (13.2.320), and the optical $\boldsymbol{R x}$ _LOS Assert threshold range (13.2.532) assuming Min accuracy (i.e. real input total power range of 0 dbm to -22 dBm at the default Optical Rx_LOS Assert Threshold). |
| 13.2.532 | Optical Rx_LOS Assert Threshold ${ }^{+}$ | -26 | -28 | -24 | dBm | Channel or Total Input Power. |
| 13.2.533 | Optical Rx_LOS Hysteresis |  | 1.0 | 2.5 | dBm | Rx_LOS cleared. |

Table 25: 400ZR module - Rx specifications
${ }^{\dagger}$ If a module supports both amplified and unamplified use cases, Optical Rx_LOS thresholds must be programmable to support different ranges for each application.

### 13.3 Optical Parameter Definitions

### 13.3.1 The Receiver Optical Signal-to-noise Ratio Tolerance

The receiver OSNR tolerance is defined as the minimum value of OSNR (referred to $0.1 \mathrm{~nm} @ 193.7$ THz or 12.5 GHz ) that can be tolerated while maintaining the maximum BER of the application. This must be met for all powers between the maximum and minimum mean input power with a transmitter with worstcase values of:

- Transmitter optical return loss,
- Receiver connector degradations
- Measurement tolerances

The receiver OSNR tolerance does not have to be met in the presence of chromatic dispersion, non-linear effects, reflections from the optical path, PMD, and PDL or optical crosstalk. These effects are specified separately but contribute to total optical path OSNR penalty.

System integrators need to account for these path penalties when evaluating network performance.

### 13.3.2 Spectral excursion

Spectral excursion is defined as the difference between the nominal central frequency of the channel and the -3.0 dB points of the transmitter spectrum furthest from the nominal central frequency measured at point $S_{s}$.

### 13.3.3 Out-of-Band OSNR (OOB OSNR)

Out-of-Band OSNR (OOB OSNR) is the ratio of the peak transmitter power to the integrated power outside the transmitter spectral excursion. The spectral resolution of the measurement shall be better than the maximum spectral width of the peak.

### 13.3.4 Ripple

Ripple is defined as the peak-to-peak difference in insertion loss between the input and output ports of the black link over that channel in the frequency (or wavelength) range of the channel $+/$ - the maximum spectral excursion.

### 13.3.5 Optical return loss at Ss

Reflections are caused by refractive index discontinuities along the optical path. If not controlled, they can degrade system performance through their disturbing effect on the operation of the optical source, or through multiple reflections which lead to interferometric noise at the receiver. Reflections from the optical path are controlled by specifying the:

- minimum optical return loss of the cable plant at the source reference point $\left(S_{s}\right)$, including any connectors; and
- maximum discrete reflectance between source reference point $\left(S_{s}\right)$ and receive reference point ( $\mathrm{R}_{\mathrm{s}}$ )

Reflectance denotes the reflection from any single discrete reflection point, whereas the optical return loss is the ratio of the incident optical power to the total returned optical power from the entire fiber including both discrete reflections and distributed backscattering such as Rayleigh scattering.

### 13.3.6 Discrete reflectance between $\mathrm{S}_{s}$ and $\mathrm{R}_{s}$

Optical reflectance is defined to be the ratio of the reflected optical power present at a point, to the optical power incident to that point. The maximum number of connectors or other discrete reflection points which may be included in the optical path must be such as to allow the specified overall optical return loss to be achieved.

### 13.3.7 Differential Group Delay (DGD)

Differential group delay (DGD) is the time difference between the fractions of an optical signal transmitted in the two principal states of polarization. For distances greater than several kilometers, and assuming random (strong) polarization mode coupling, DGD in a fiber can be statistically modelled as having a Maxwellian distribution.

Due to the statistical nature of polarization mode dispersion (PMD), the relationship between maximum instantaneous DGD and mean DGD can only be defined probabilistically. The probability of the instantaneous DGD exceeding any given value can be inferred from its Maxwellian statistics.

For purposes of this IA the ratio of maximum instantaneous DGD to mean DGD is defined as 3.3, corresponding to the probability of exceeding the maximum DGD $4.1 \times 10^{-6}$.

### 13.3.8 Polarization Dependent Loss (PDL)

The polarization dependent loss (PDL) is the difference (in dB ) between the maximum and minimum values of the channel insertion loss (or gain) of the black link from point $S_{s}$ to $R_{s}$ due to a variation of the State Of Polarization (SOP) over all state of polarizations.

### 13.3.9 Polarization rotation speed

The polarization rotation speed is the rate of rotation in Stokes space of the two polarizations of the optical signal at point $\mathrm{R}_{\mathrm{s}}$ measured in krad/s.

### 13.3.10 Inter-channel crosstalk

Inter-channel crosstalk is defined as the ratio of total power in all the disturbing channels to that in the wanted channel, where the wanted and disturbing channels are at different wavelengths.

Specifically, the isolation of the link shall be greater than the amount required to ensure that when any channel is operating at the minimum mean output power at point $\mathrm{S}_{\mathrm{s}}$ and all of the others are at the maximum mean output power, then the inter-channel crosstalk at the corresponding point $\mathrm{R}_{\mathrm{s}}$ is less than the maximum inter-channel crosstalk value.

### 13.3.11 Interferometric crosstalk

Interferometric crosstalk is defined as the ratio of the disturbing power to the wanted power within a single channel, where the disturbing power is the power (not including ASE) within the optical channel that would remain if the wanted signal were removed from the link while leaving all of the other link conditions the same.

Specifically, the isolation of the link shall be greater than the amount required to ensure that when any channel is operating at the minimum mean output power at point $\mathrm{S}_{\mathrm{s}}$ and all of the others are at the maximum mean output power, then the interferometric crosstalk at the corresponding point $R_{s}$ is less than the maximum interferometric crosstalk value.

## 14 Interoperability Test Methodology, Definitions

Interoperability is achievable by complying with all required aspects of this IA. Digital datapath verification is measured through a combination of interoperability Test Vectors and the use of common sets of test generators and checkers. The generators and checkers can be configure using looped back pairs for selftesting or in a cross-linked configuration.

Optical interworking is achieved through strict adherence to the discrete $T x / R x$ optical specifications over a compliant channel (ref Section 13). Error Vector Magnitude Testing (Section 20, Appendix C) is intended for future integration to the normative sections of this IA.

### 14.1 400ZR Test Features

To verify the design for interoperability, a full set of test vectors is made available to OIF member companies. Lower level diagnostic capabilities in the form of loopbacks and insertion points for test generators/checkers is also described in Section 14.2.

### 14.2 Loopback features, Test Generators and Checkers

Figure 39 shows the various diagnostic and test capabilities overlaid on the data path. Generators and checkers are provided and can be used in conjunction with the loopbacks for self-diagnostic, or they can be used in conjunction with external test equipment to verify the data path.


Figure 39: 400ZR test features

### 14.2.1 Loopbacks

A 400ZR module must be capable to minimally support one of the following loopback sets. The sets are defined such that when two 400ZR modules are cross-connected over a black link a near-end and a farend loopback path exists across the black link. The CMIS supported loopback modes are shown in Italic. Each set has 1 Rx path and 1 Tx path.

- Modem Tx loopback + Modem Rx Loopback
- Modem Tx loopback + Host Side Rx Loopback
- Media Side Tx loopback + Modem Rx Loopback
- Host Side Tx loopback + Host Side Rx Loopback

The specific loopback mode enabled must be coordinated at each end of the link by each host.
The following loopback modes are defined:

| Loopback Name | Description |
| :--- | :--- |
| Host Side Tx Loopback | Loopback after Alignment lock and lane De-skew $\rightarrow$ PMA sublayer. <br> Host loop timed. |
| Modem Tx Loopback | Loopback after GMP mapping $\rightarrow$ GMP De-mapping. Data re- <br> transmitted relative to local clock |
| Media Side Tx Loopback | Loopback after Tx DSP processing blocks and before Rx DSP <br> processing blocks |
| Media Side Rx Loopback | Loopback in DSP. After polarity split and symbol de-interleave $\boldsymbol{\rightarrow}$ <br> Grey mapper, symbol Interleave. Media loop timed. |
| Modem Rx Loopback | Loopback after GMP De-mapping $\rightarrow$ GMP mapping. Data <br> retransmitted relative to local clock. |
| Host Side Rx Loopback | Loopback after distribution/interleaving block on host ingress path, <br> and before lane reorder and interleave |

Table 26: Loopbacks

### 14.2.2 Test Generators/Checkers

The test generators and checker requirements are described below: Required modes are highlighted with Bold text.

| Generator/Checker Type | Description |
| :---: | :---: |
| EVM PRBS | Tx Generator only - Used for EVM <br> - PRBS-7-Optional <br> - PRBS-11-Optional <br> - PRBS-15-Optional <br> - PRBS-23-Optional <br> - PRBS-31-Optional |
| TV PRBS | Tx Generator, Rx Checker, ZR Frame replacement to/from SC-FEC, Used for Test Vectors, and FEC characterization. <br> - PRBS-7-Optional <br> - PRBS-11-Optional <br> - PRBS-15-Optional <br> - PRBS-23-Optional <br> - PRBS-31 - Required |
| GMP PCS | Tx Generator, Rx Checker. PCS Test pattern. Data retransmitted relative to local clock. |
| PCS | Rx Generator, Tx Checker. PCS Test pattern: IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.4.9 idle control blocks (block type 0x1E) |

Table 27: Test generator/checker descriptions

### 14.3 Interoperability Test Vectors

The Interoperability generators/checkers are primarily used during design development (e.g. simulation). Test vectors are used to guarantee the design integrity and the datapath interoperability.

### 14.3.1 EVM PRBS

The EVM PRBS is intended for EVM measurements. The EVM PRBS will overwrite all transmit symbols. No specific algorithm, synchronization or seed is required.

### 14.3.2 TV PRBS

The TV PRBS is used for validating C-FEC/DSP framing, symbol mapping, and FAW/TS/PS insertion. The required PRBS31 is per IEEE 802.3 with initial state being all 1's.

- Generation/checking is to/from the media interface (see Figure 39).
- The PRBS test vector generator is inserted in the Tx data path after the GMP mapper. Test vector generation data is a PRBS31 sequence replacing the entire 400ZR frame.
- The TV PRBS test vector checker is inserted in the Rx data path before the GMP de-mapper. The TV PRBS checker shall recover and verify the PRBS31 sequence.
- The TV PRBS test vector generator can be looped back to the TV PRBS test vector checker as a self-test.


Figure 40: Test vector PRBS31 generator

The TV PRBS test vector files are attached in Table 28.

| Order | Polynomial | Seed value | Test Vector File |
| :---: | :---: | :---: | :---: |
| 31 | $Z^{31}+\mathrm{Z}^{28}+1$ | No seed value required. | 蒻 <br> testVector.txt |

## Table 28: Test vector PRBS files

### 14.3.3 GMP PCS test vectors

The GMP PCS Test Vectors are used for validating the PCS (ZR) datapath. This includes the GMP mapping process, C-FEC generation and DSP framing. The GMP PCS generator inserts a continuous stream of Idle control characters /I/ per IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.3.5 prior to GMP mapping on the Tx datapath. The checker is after the GMP de-mapper on the Rx datapath. See Figure 39.

GMP PCS Test vectors should be longer than 26 super frames. The test vector attached in this document have a length of 52 super frames. However, 52 super frames may not be enough length to find GMP stuffing event. The vector of 256 400ZR frames (as input of C-FEC) is also included.
$\mathrm{C}_{\mathrm{m}} \mathrm{OH}$ value may be mismatched due to $\mathrm{C}_{\mathrm{m}}$ fluctuation (between 10215 min . and 10216 max.) depending on the ppm offset and the initialization process of the $\mathrm{C}_{\mathrm{m}}$ calculation.

Reserved symbols in the super frame are set to $(0,0)$ for the test vectors. Although these symbols are permitted for the proprietary usage, these symbols must be mapped with the following considerations:

- Randomized,
- DC Balanced,
- Low cross correlation on the symbol stream of TS, FAW and RES

The GMP PCS test vector files are attached in Table 29.

| Description | Test Vector File |
| :--- | :---: |
| Readme | Readme.txt |
| Idle test pattern into 400ZR frame | 400ZR_PCS_test_FlexO_out.txt |
| Test Pattern into DSP | 400ZR_PCS_test_symbol_out.txt |

Table 29: GMP PCS test vector files

### 14.3.1 PCS test vectors

Generation/checking is to/from host interface (see Figure 39).
The PCS test vector generator is inserted in the Rx data path after the GMP de-mapper. The test pattern is based on IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.4.9 (Idle Insert). Downstream logic in the 400ZR data path shall support transcoding, scrambling, PCS alignment marker insertion and RS(544,514) FEC encapsulation. The host loop Rx data path vector check monitor point is at the 400GBASE-R PMA sublayer.

The PCS test vector checker is inserted in the Tx data path before the GMP mapper. The test pattern used within the 400GBASE-R PCS sublayer is IEEE Std 802.3™-2018 Clause 119.2.4.9 idle control blocks (block type $0 \times 1 \mathrm{E}$ ). Downstream logic in the 400ZR data path shall support RS( 544,514 ) FEC termination, PCS deskew, descrambling. The host loop Tx data path vector check monitor is pre GMP mapping. The expected string is per IEEE Std 802.3 ${ }^{\text {TM }}$-2018 Clause 119.2.3.5 (Idle Insert).

Once the host loop Rx and Tx data path are confirmed the PCS test vector generator can be looped back to the PCS test vector checker as a self-test.

### 14.3.1 Media loop testing

Test vector generation/checking shall be run on the complete data path bypassing the on-board test vector generators/checkers to verify end-to-end interoperability. Test vector generation/checking in this case is done at both the media and host interfaces.


Figure 41: Test vector detail

## 15 Operating frequency channel definitions

15.1 Normative $48 \times 100 \mathrm{GHz}$ DWDM Application Channels.

Application Code ( $\mathbf{0 \times 1}$ ) requires 400ZR modules at the 48 frequencies provided in Table 30. The Channel spacing in Table 30 is based on ITU-T G. 694.1 Section 6 "Fixed grid nominal central frequencies for dense WDM systems".

| index | $n$ (from ITU-T G.694.1) | freq. [THz] |
| :---: | :---: | :---: |
| $\mathbf{1}$ | 30 | 196.100 |
| $\mathbf{2}$ | 29 | 196.000 |
| $\mathbf{3}$ | 28 | 195.900 |
| $\ldots$ | $\ldots$ | $\ldots$ |
| $\mathbf{4 6}$ | -15 | 191.600 |
| $\mathbf{4 7}$ | -16 | 191.500 |
| $\mathbf{4 8}$ | -17 | 191.400 |

Table 30: 100 GHz channel spacing

### 15.2 Optional $64 \times 75 \mathrm{GHz}$ DWDM Application Channels

The preferred optional Application Code ( $\mathbf{0} \mathbf{x 1} \mathbf{)} 75 \mathrm{GHz}$ Channel spacing in Table 31 is based on ITU-T G.694.1 Section 6 "Fixed grid nominal central frequencies for Dense WDM systems."

| index | $n$ (from ITU-T G.694.1) | freq. [THz] |
| :---: | :---: | :---: |
| $\mathbf{1}$ | 120 | 196.100 |
| $\mathbf{2}$ | 117 | 196.025 |
| $\mathbf{3}$ | 114 | 195.950 |
| $\ldots$ | $\ldots$ | $\ldots$ |
| $\mathbf{6 2}$ | -63 | 191.525 |
| $\mathbf{6 3}$ | -66 | 191.450 |
| $\mathbf{6 4}$ | -69 | 191.375 |

Table 31: 75GHz channel spacing

### 15.3 Optional Flexible DWDM Grid

Flexible DWDM grids are defined in ITU-T G.694.1 Section 7 "Flexible DWDM grid definition", where center frequencies are determined by,

$$
(193.1+n \times 0.00625) \mathrm{THz}
$$

and each channel occupies a slot width,

$$
12.5 \mathrm{GHz} \times \mathrm{m}
$$

Such that adjacent channel's frequency slots differ in $n$ by,

$$
\Delta n=2 \times m
$$

There are two example grids in Section 15.3.1 and 15.3.2 that allow the maximum channel fill with 100 GHz and 75 GHz spaced channels on a previously defined spectrum of 9650 GHz spaced channels. This allows the re-use of previously designed and deployed DWDM hardware such as WSS and amplifier components without wasting spectrum.

The offset in the grids in Table 32 and Table 33 relative to Table 30 and Table 31 allow for channel plans (e.g. 48 channels spaced at 100 GHz or 64 Channels spaced at 75 GHz ), which are edge-aligned to the band of 96 channels spaced at 50 GHz where the center frequencies are not offset.
193.1 THz


Figure 42: Flexible grid provisioning example

### 15.3.1 Example 100GHz Flexible Grid Offset

This 48 -channel grid has 100 GHz frequency slots corresponding to $m=8$. The grid is offset by 25 GHz from the normative fixed 100 GHz grid defined in Section 15.1. The following table shows the values of $n$ in steps of $\Delta n=16$, and an offset at 193.1 THz of $n=-4$ which corresponds to -25 GHz .

| $n$ (from ITU-T G.694.1 Sect. 7) | center freq. [THz] |
| :---: | :---: |
| $\mathbf{4 7 6}$ | 196.075 |
| $\mathbf{4 6 0}$ | 195.975 |
| $\mathbf{4 4 4}$ | 195.875 |
| $\ldots$ | $\ldots$ |
| $\mathbf{1 2}$ | 193.175 |
| -4 | 193.075 |
| $\mathbf{- 2 0}$ | 193.975 |

Table 32: Example 100GHz flexible grid

### 15.3.2 Example 75 GHz Flexible Grid Offset

This 64 -channel grid has 75 GHz frequency slots corresponding to $m=6$. The grid is offset by 12.5 GHz from fixed 75 GHz grid defined in Section 15.2. The following table shows the values of $n$ in steps of $\Delta n=$ 12 , and an offset at 193.1 THz of $n=-2$ which corresponds to -12.5 GHz .

| $n$ (from ITU-T G.694.1 Sect. 7) | center freq. [THz] |
| :---: | :---: |
| $\mathbf{4 7 8}$ | 196.0875 |
| $\mathbf{4 6 6}$ | 196.0125 |
| $\mathbf{4 5 4}$ | 195.9375 |
| $\ldots$ | $\ldots$ |
| $\mathbf{1 0}$ | 193.1625 |
| $\mathbf{- 2}$ | 193.0875 |
| $\mathbf{- 1 4}$ | 193.0125 |
| $\ldots$ | $\ldots$ |
| $\mathbf{- 2 5 4}$ | 191.5125 |
| $\mathbf{- 2 6 6}$ | 191.4375 |
| $\mathbf{- 2 7 8}$ | 191.3625 |

Table 33: Example 75GHz flexible grid
15.3.3 Flexible Grid Provisioning

The 400ZR coherent MIS IA [1] defines an alternate frequency provisioning model to allow a provisioning method for flexible DWDM grid systems. This alternative frequency provisioning model allows a direct setting of the frequency (i.e. no grid limitations) once enabled by a control register. The grid provisioning model remains the default model.

## 16 Summary

This 400ZR IA specifies the requirements of a 400GBASE-R PHY. The 400ZR PHY provides timing and codeword transparent transmission of a 400GBASE-R host signal over a single carrier optical interface (Black Link) with less than 1.0E-15 bit-errors. This coherent interface uses DP-16QAM, non-differential phase encoding/decoding, and a Concatenated FEC (C-FEC). The two application codes defined for this IA are:

- 120 km or less, amplified, point-to-point, DWDM noise limited links.
- Unamplified, single wavelength, loss limited links.

No restrictions are placed on the physical form factor by this IA. This 400ZR IA builds upon the work of other standards bodies including IEEE 802.3 ${ }^{\text {TM }}$-2018 and ITU-T SG-15.

## 17 References

### 17.1 Normative references

[1] Implementation Agreement for Coherent CMIS, IA \# oif2019.015.06
[2] Standard for Ethernet: IEEE Std 802.3 ${ }^{\mathrm{TM}}-2018$
[3] ITU-T G.709/Y. 1331 (2019), Amendment 3, Interfaces for the optical transport network.
[4] ITU-T G.709.1/Y.1331.1 (2018), Flexible OTN short-reach interfaces.
[5] ITU-T G.709.2/Y.1331.2 (2018), OTU4 long-reach interfaces.
[6] ITU-T G.709.3/Y.1331.3 (2018), Flexible OTN long-reach interfaces.
[7] ITU-T G.sup39 (02/2016), Optical system design and engineering considerations.

### 17.2 Informative references

[8] ITU-T G. 694.1 (2012): Spectral grids for WDM applications: DWDM Frequency grid.
[9] EIC/TR 61282-10, Ed. 1.0, 201: Fibre optic communication system design guides- Part 10: Characterization of the quality of optical vector-modulated signals with the error vector magnitude."

## 18 Appendix A: Glossary

| Acronym | Definition | Acronym | Definition |
| :---: | :---: | :---: | :---: |
| AM | Alignment Marker | NA | Not Applicable |
| BER | Bit Error Ratio | NCG | Net Coding Gain |
| CD | Chromatic Dispersion | OADM | Optical Add/Drop Multiplexer |
| C-FEC | Concatenated FEC <br> (Staircase FEC + Hamming) | OSNR | Optical Signal-to-Noise Ratio |
| DGD | Differential Group <br> Delay | PDL | Polarization Dependent Loss |
| DP-mQAM | Dual Polarization - $m$ state Quadrature Amplitude Modulation | PMD | Polarization Mode Dispersion |
| DSP | Digital Signal Processing | QAM | Quadrature Amplitude Modulation |
| DWDM | Dense WavelengthDivision Multiplexing | $\mathrm{R}_{\text {s }}$ | Single-Channel Reference point at the DWDM network element tributary output |
| EOL | End of Life | SC-FEC | StairCase FEC |
| EVM | Error Vector Magnitude | SD-FEC | Soft-Decision FEC |
| FEC | Forward Error Correction | Ss | Single-Channel Reference point at the DWDM network element tributary input |
| FFS | For Further Study | SNR | Signal-to-Noise Ratio |
| GMP | Generic Mapping Procedure | SOP | State of Polarization |
| HD-FEC | Hard-Decision FEC | SOPMD | Second Order Polarization Mode Dispersion |
| IA | Implementation Agreement | TBD | To Be Decided |
| LD | Local Degrade | WDM | Wavelength-Division Multiplexing |
| LO | Local Oscillator | WSS | Wavelength Selective Switching |
| LOS | Loss of Signal |  |  |

Table 34: Acronyms

## 19 Appendix B: Future work items

These items below will be considered as part of a maintenance update. Additional contributions are required to define these items.

1. EVM specifications
2. 75 GHz grid operation
a. Once the Transmit Spectrum is defined it can replace Minimum Excess Bandwidth.
3. $Z R+$ definitions and specifications

## 20 Appendix C: Error Vector Magnitude

### 20.1 Maximum error vector magnitude

The Error vector magnitude is measured using a reference receiver as defined in Section 20.3. EVM $\mathrm{Ems}_{\mathrm{rms}}$ uses the peak ref. vector (not average) for normalization.

### 20.2 Maximum I-Q DC offset

The I-Q DC offset of a modulated signal relates to the average signal amplitudes in the I and Q phases of that signal. The relative excess (unmodulated) power, $P_{\text {excess, }}$ is a measure of this impairment and is obtained from the parameters $I_{\text {mean }}$ and $Q_{\text {mean }}$ and $P_{\text {signal }}$ which are intermediate results during the evaluation of the Error Vector Magnitude:

$$
\begin{aligned}
P_{\text {excess }} & =\frac{\mathrm{I}_{\text {mean }}^{2}+\mathrm{Q}_{\text {mean }}^{2}}{\mathrm{P}_{\text {Signal }}} \\
I Q_{\text {offset }} & =10 \log _{10}\left(\mathrm{P}_{\text {excess }}\right)
\end{aligned}
$$

### 20.3 Reference receiver for EVM and I-Q DC offset

The reference receiver includes the following hardware characteristics and processing steps:

### 20.3.1 Hardware characteristics:

- Dual-polarization coherent receiver. Ideally, the receiver should be calibrated over wavelength for:
- Frequency response
- Channel imbalances
- IQ phase angle error
- Timing skew
- Real-time Nyquist sampler with sampling rate equal to or larger than the 400ZR symbol rate.


### 20.3.2 Processing steps ${ }^{1}$ :

- Polarization demultiplex.
- Retime and resample to one sample per symbol using a Gaussian-shaped low pass filter antialiasing filter with a $3-\mathrm{dB}$ bandwidth of 0.5 times the symbol rate.
- Clock phase recovery.
- Frequency offset estimation and removal assuming a constant frequency offset over the given block size $N$.
- Carrier phase recovery.
- IQ-offset evaluation and compensation.
- Noise loading for EQ training and EVM evaluation.

The amplitude $A_{\text {RMS }}$ of the noise for each quadrature is calculated from the following equation:

[^0]$$
A_{R M S}=\sqrt{\frac{0.814 \cdot R_{\text {symbol }}}{10^{\frac{O S N R}{10}} \cdot \Delta f_{\text {ref }}}}
$$
where OSNR is 26 dB and,
$$
\Delta f_{r e f}=\frac{c}{\lambda^{2}} \cdot R B
$$
where $c$ is the velocity of light in vacuum, $\lambda$ is the optical wavelength and RB is the resolution bandwidth that is 0.1 nm .

- Apply a 7-tap T-spaced FIR filter with the tap coefficients optimized for BER

The sum of all filter tap coefficients is equal to one, and the largest coefficient can be for any of the 7 taps. The individual filter taps are found by minimizing the $E V M_{\text {RMS }}$ value.

### 20.4 EVM evaluation

Find the peak vector normalization scaling factor ${ }^{2}$ :

$$
\alpha=\sqrt{\max _{0 \leq k<K}\left(I_{\mathrm{ref}}(k)^{2}+Q_{\mathrm{ref}}(k)^{2}\right)^{2}}
$$

- Normalize the sample pairs $I_{\delta}$ and $Q_{\delta}$ in each of the polarizations using the average power multiplied by the peak vector constellation scaling factor ${ }^{3}$ :

$$
\alpha_{\mathrm{peak}}=\alpha \sqrt{\frac{1}{N} \sum_{n=0}^{N-1}\left(I_{\delta}(n)^{2}+Q_{\delta}(n)^{2}\right)}
$$

- Find the nearest constellation pair $I_{\text {ref }}(n)$ and $Q_{\text {ref }}(n)$ for each normalized sample pair $I_{\delta}$ and $Q_{\delta}$ in each of the polarizations.
- Calculate the error vector magnitude for each normalized sample pair $I_{\delta}$ and $Q_{\delta}$ in each of the polarizations:

$$
\operatorname{EVM}(n)=\sqrt{\left(I_{\delta}(n)-I_{\mathrm{ref}}(n)\right)^{2}+\left(Q_{\delta}(n)-Q_{\mathrm{ref}}(n)\right)^{2}}
$$

where $n$ is the symbol number within the block starting at 0

- Using all the $N$ samples from the $x$-polarization calculate $\mathrm{EVM}_{\mathrm{RMS}, \mathrm{x}}$ :

$$
\mathrm{EVM}_{\mathrm{RMS}, x}=\sqrt{\frac{1}{N} \sum_{n=0}^{N-1} \operatorname{EVM}(n)^{2}}
$$

- Using all the $N$ samples from the $y$-polarization and calculate $\mathrm{EVM}_{\mathrm{RMS}, y}$ :

[^1]$$
\mathrm{EVM}_{\mathrm{RMS}, y}=\sqrt{\frac{1}{N} \sum_{n=0}^{N-1} \operatorname{EVM}(n)^{2}}
$$

- Then calculate $\mathrm{EVM}_{\text {Rмs }}$ in percent from:

$$
\mathrm{EVM}_{\mathrm{RMS}}=\sqrt{\frac{\left(\mathrm{EVM}_{\mathrm{RMS}, x}^{2}+\mathrm{EVM}_{\mathrm{RMS}, y}^{2}\right)}{2}} \times 100 \%
$$

20.5 Reference Algorithms for EVM Test of 400ZR transmitters.

The EVM algorithms are attached in Table 35.

| Description | Test Vector File |
| :---: | :---: |
| Error Vector Magnitude Algorithms ${ }^{1}$ | $\frac{\text { 400ZR EVM Test }}{\text { Vectors }}$ |

Table 35: EVM algorithms
${ }^{1}$ Only available to OIF members at this time.

## 21 Appendix D: List of companies belonging to OIF when document is approved

| Acacia Communications | Google |
| :--- | :--- |
| ADVA Optical Networking | Hewlett Packard Enterprise (HPE) |
| Alibaba | IBM Corporation |
| Alphawave IP Inc. | Idea Sistemas Electronicos S.A. |
| Amphenol Corp. | II-VI Incorporated |
| AnalogX Inc. | Infinera |
| Applied Optoelectronics, Inc. | InnoLight Technology Limited |
| Arista Networks | Innovium |
| BizLink Technology Inc. | Inphi |
| Broadcom Inc. | Integrated Device Technology |
| Cadence Design Systems | Intel |
| China information and communication | IPG Photonics Corporation |
| technology Group Corporation | Juniper Networks |
| China Telecom Global Limited | Kandou Bus |
| Ciena Corporation | KDDI Research, Inc. |
| Cisco Systems | Keysight Technologies, Inc. |
| Corning | Lumentum |
| Credo Semiconductor (HK) LTD | MACOM Technology Solutions |
| Dell, Inc. | Marvell Semiconductor, Inc. |
| EFFECT Photonics B.V. | Maxim Integrated Inc. |
| Elenion Technologies, LLC | MaxLinear Inc. |
| Epson Electronics America, Inc. | MediaTek |
| eSilicon Corporation | Mellanox Technologies |
| Facebook | Microsemi Inc. |
| Foxconn Interconnect Technology, Ltd. | Microsoft Corporation |
| Fujikura | Mitsubishi Electric Corporation |
| Fujitsu | Molex |
| Furukawa Electric Japan |  |
| Global Foundries | Ine SAL Offshore |
|  |  |


| NEC Corporation | SiFotonics Technologies Co., Ltd. |
| :--- | :--- |
| NeoPhotonics | Socionext Inc. |
| Nokia | Spirent Communications |
| NTT Corporation | Sumitomo Electric Industries, Ltd. |
| O-Net Communications (HK) Limited | Sumitomo Osaka Cement |
| Open Silicon Inc. | Synopsys, Inc. |
| Optomind Inc. | TE Connectivity |
| Orange | Tektronix |
| PETRA | Telefonica SA |
| Precise-ITC, Inc. | TELUS Communications, Inc. |
| Rambus Inc. | UNH InterOperability Laboratory (UNH-IOL) |
| Ranovus | Verizon |
| Rianta Solutions, Inc. | Xelic Solutions Deutschland GmbH |
| Rosenberger Hochfrequenztechnik GmbH \& Co. |  |
| KG | Xilinx |
| Samsung Electronics Co. Ltd. | Yamaichi Electronics Ltd. |
| Samtec Inc. | ZTE Corporation |
| Semtech Canada Corporation |  |

[EOD] End of Document


[^0]:    ${ }^{1}$ The processing is done block wise with block size $N=1000$. It is possible to group multiple blocks for some of the processing steps. The processing steps should perform only the tasks mentioned in the description. Processing steps can be consolidated and changed in order but not perform any additional signal processing with the purpose of compensating for signal distortions resulting for example from CD, PMD, skews, crosstalk, etc.

[^1]:    ${ }^{2} k$ runs over all points in the constellation
    ${ }^{3}$ This assumes that all constellation points have equal probability in the sample pairs

