(Translated by https://www.hiragana.jp/)
GitHub - JJPPeters/redpitaya_guide: Collections of guides and projects related to testing RedPitaya
Skip to content

Collections of guides and projects related to testing RedPitaya

License

Notifications You must be signed in to change notification settings

JJPPeters/redpitaya_guide

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

33 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

redpitaya_guide

Collections of guides and projects related to testing Red Pitaya

More information at http://antonpotocnik.com/?cat=29

Projects:

1 LED blink (Installation, Generating Bitstream, uploading to FPGA)

2 Kinght Rider (Verilog example, modules, parallelism)

3 Stopwatch (AXI protocol, communication between FPGA and Linux on the ARM porcessor, GPIO IP core, RTL modules)

4 Frequency Counter (ADC, DAC, communication between FPGA and Linux on the ARM porcessor)

5 Averager (ADC, DAC, Reading Data from FPGA, plotting data on a client machine, IP cores)

Start a project in Vivado using following steps:

  1. Open "make_project.tcl" in an editor and uncomment desired "set project_name ###" line

  2. Open Vivado

  3. In Vivado's Tcl Console navigate to "redpitaya_guide/" folder and execute "source make_project.tcl"

About

Collections of guides and projects related to testing RedPitaya

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Tcl 48.3%
  • Verilog 33.5%
  • Python 7.5%
  • Coq 6.4%
  • C 4.3%