(Translated by https://www.hiragana.jp/)
mihir8181 (Mihir Rajendra Mahajan) · GitHub
Skip to content
View mihir8181's full-sized avatar

Block or report mihir8181

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. VerilogHDL-Codes VerilogHDL-Codes Public

    Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.

    Verilog 34 6

  2. Perl_Scripts Perl_Scripts Public

    Perl scripts to automate in verilog testbench

    Perl 3

  3. VLSI-Design-Digital-System VLSI-Design-Digital-System Public

    This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details

    15 6

  4. LabVIEW-Applicaiton-snapshots LabVIEW-Applicaiton-snapshots Public

    Snapshots of LabVIEW applications, GUI of Utilities and ATEs

    1

  5. Arduino_geek_projects Arduino_geek_projects Public

    Arduino Projects

    C++ 1

  6. Python-and-Machine-Learning Python-and-Machine-Learning Public

    Python and Machine Learning Source Code

    Jupyter Notebook 2 1