(Translated by https://www.hiragana.jp/)
jspec · GitHub Topics · GitHub

#

jspec

Here is 1 public repository matching this topic...

Juniper / open-register-design-tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

asic fpga eda systemverilog uvm registers systemrdl jspec register-descriptions systemrdl-compiler

Updated Oct 21, 2024
Verilog

Improve this page

Add a description, image, and links to the jspec topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the jspec topic, visit your repo's landing page and select "manage topics."