Project page of our camera calibration method accepted by ECCV2022

The Qualcomm® AI Hub Models are a collection of state-of-the-art machine learning models optimized for performance (latency, memory etc.) and ready to deploy on Qualcomm® devices.

⚓ 我が的てき游ゆう戏程序じょ员生涯しょうがい的てき读书笔记合あい辑。你可以把它看作さく一いち个加强きょう版ばん的てきBlog。涉わたる及图形がた学がく、实时渲染、编程实践、GPU编程、设计模も式しき、软件工程こうてい等とう内容ないよう。Keep Reading , Keep Writing , Keep Coding.

Apple G13 GPU architecture docs and tools

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基もと于FPGA的てきRISC-V CPU+SoC，包含ほうがん一个简单且可扩展的外设总线。

SPIR-V fragment shader GPU core based on RISC-V

The Free and Open Source Cross Platform YUV Viewer with an advanced analytics toolset

PlayStation for MiSTer FPGA

A Direct X 2D game engine inspired by Processing.

3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.

💿 CD Content ( Source Code ) Collection of Book <GPU Gems > 1~ 3 | 《GPU精粹せいすい》 1~ 3 随ずい书CD（源みなもと代だい码）珍藏ちんぞう

An open source GPU based off of the AMD Southern Islands ISA.

Hardware Implementation of JPEG Encoder for Real-time Compression

Collection of PlayStation 1 tests for emulator development

a language for fast, portable data-parallel computation

OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.

An open-source version of the Chisel chunked TSDF library.

Colour Science for Python

Game engine for PlayStation 2™

GPL v3 2D/3D graphics engine in verilog

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

H264视频解かい码verilog实现

An arbitrary face-swapping framework on images and videos with one single trained model!

Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated

A list of ICs and IPs for AI, Machine Learning and Deep Learning.

(System)Verilog to Chisel translator

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format …

pure Python implementation of BM3D